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Die Zeit- und Ortsauﬂösung sowie die erreichbare Integrationsdichte von Sensorele-
menten in Hochenergiephysik (HEP)-Experimenten hat sich im Laufe der letzten beiden
Jahrzehnte drastisch erhöht. Die von aktuellen Experimenten generierten Datenraten grö-
ßer 1TB/s, erzwingen neue, hochperformante und über existierende Lösungen hinausge-
hende Systeme zum Auslesen, Verarbeiten und Speichern der gewonnenen Daten. Field-
Programmable Gate Arrays (FPGAs) bieten die Möglichkeit schnelle digitale Signalverar-
beitung zu implementieren und erlauben durch Ihre Programmierbarkeit eine rasche An-
passung an geänderte Problemstellungen ohne einen Austausch von Komponenten zu er-
zwingen. Aufgrund dieser hervorragenden Eigenschaften werden FPGAs heute von zahlrei-
chen Hochenergiephysikexperimenten zur Echtzeitdatenverarbeitung eingesetzt. Dement-
sprechend ist auch die Bedeutung von Entwurfswerkzeugen zum Umsetzen von Signalver-
arbeitungsalgorithmen auf FPGAs gewachsen, um die theoretisch erreichbaren Leistungen
auch praktisch erzielen zu können.
Diese Arbeit untersucht bestehende Hardwarebeschreibungssprachen auf Ihre Unter-
stützung von typischen Problemstellungen des Hardwareentwurfes in der Hochenergiephy-
sik, wobei bestehende Mängel aufgezeigt werden. Besonderes Augenmerk wird dabei auf
die Möglichkeit und den Aufwand gelegt, Hardwarebeschreibungssprachen um speziﬁsche
Sprachkonstrukte bzw. Hilfsmittel zu erweitern. Funktional Sprachen sind besonders ge-
eignet, um entsprechende oﬀene Strukturen eﬃzient zu implementieren. Dies wird anhand
von Fallstudien zur Komplexität von HEP-speziﬁschen Erweiterungen der funktionalen
Hardwarebeschreibungssprache HDCaml dokumentiert.
Abstract
Detectors in High-Energy Physics (HEP) have increased tremendously in accuracy, speed
and integration. Consequently HEP experiments are confronted with an immense amount
of data to be read out, processed and stored. Originally low-level processing has been
accomplished in hardware, while more elaborate algorithms have been executed on large
computing farms. Field-Programmable Gate Arrays (FPGAs) meet HEP's need for ever
higher real-time processing performance by providing programmable yet fast digital logic
resources. With the fast move from HEP Digital Signal Processing (DSPing) applica-
tions into the domain of FPGAs, related design tools are crucial to realise the potential
performance gains.
This work reviews Hardware Description Languages (HDLs) in respect to the special
needs present in the HEP digital hardware design process. It is especially concerned
with the question, how features outside the scope of mainstream digital hardware design
can be implemented eﬃciently into HDLs. It will argue that functional languages are
especially suitable for implementation of domain-speciﬁc languages, including HDLs. Case-
studies examining the implementation complexity of HEP-speciﬁc language extensions to
the functional HDCaml HDL will prove the viability of the suggested approach.
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Extended Abstract
Thanks to a PhD grant, I had the opportunity to work for two and a half years within
the LHC beauty (LHCb) collaboration at CERN, the European laboratory for particle
physics in Geneva, Switzerland. LHCb is one of the four experiments in preparation for
the Large Hadron Collider (LHC) due to be operational by the end of 2007.
This work is based on experience gained by tight cooperation between researchers from
distinct domains. It provides insight into how Hardware Description Languages (HDLs) can
serve better the speciﬁc needs of digital hardware designs in High-Energy Physics (HEP).
Introduction
HEP experiments installed at the LHC generate a tremendous amount of data (for LHCb
about 40MS/s * 80KB ≈ 3.05TB/s), exceeding streaming capabilities of current storage
technologies by orders of magnitude. Consequently large massive-parallel processing facil-
ities are used to select and/or compress data in real-time. Programmable logic (FPGAs)
has proved to be a viable technology for implementation of such real-time ﬁlters, meeting
both the demand of computing power and design ﬂexibility.
Most Electronics Design Automation tools available today consider designs imple-
mented in FPGAs as simple digital hardware, i.e. the typical design elements are wires,
basic logic and arithmetic functions, registers and memories. However, mapping HEP al-
gorithms into FPGAs and exploring the respective design space requires a very diﬀerent
approach and notation. This poses a considerable shift of objective, not being met by tools
currently available.
This work identiﬁes special design needs of contemporary HEP digital hardware de-
signs. It focuses on the used modelling language (usually a hardware description language)
and how to make the relevant model information accessible to tools. Speciﬁcally (and in
contrast to many other approaches) it considers the potential advantages functional lan-
guages can provide. It suggests and demonstrates extensions to HDLs to satisfy typical
design needs of HEP experiments.
As the very goal of HEP research is to observe what has not been seen before, operating
always at the edge of current technology, many crucial design decisions have to rely heavily
on simulations. Once data taking has started and new knowledge begins to take shape,
researchers want to refocus detectors to incorporate the new knowledge. Reconﬁgurable
trigger-levels implemented in FPGAs allow - in principle - for such an adaptation without
the need to develop new hardware.
However, reality does not live up to the expectations. This is mainly due to lim-
ited ﬂexibility provided by the current design ﬂow for FPGAs. Design descriptions at
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Register-Transfer Level (RTL) using VHSIC Hardware Description Language (VHDL) do
not provide suﬃcient problem-abstraction to allow fast iteration on algorithm variations
(i.e. delivering in short time both simulation and implementation data from a model vari-
ant). Therefore every iteration has to be seen as a new design eﬀort (requiring considerable
manpower).
Iterating on a trigger implementation means providing a set of alternative implemen-
tations for evaluation in software ﬁrst. The most promising candidate should then replace
the current implementation, possibly without aﬀecting the surrounding functions. Experi-
ence has shown that turn-around times for such iterations lie within the order of months,
if iteration is considered at all. This is due to the diﬃculty to provide identical models for
software simulation and hardware implementation and the range of skills required.
One possibility to improve upon this situation would be to provide:
• a description of algorithms at RTL to guarantee predictable synthesis results;
• a more generic description of algorithms than provided by VHDL to reduce code-
complexity and to improve ﬁne-grained design-space exploration;
• automatic generation of fast and bit-accurate simulation models from the same source
used for hardware description;
• minimization of the eﬀort required to implement language features enabling a design
ﬂow as described above and potential future language extensions.
Objective
No HDL currently available fulﬁlls the requirements listed above. We therefore set out to
show that this scenario is nevertheless feasible. We chose an open source HDL allowing
RTL description and providing an open type system and means of extending the language.
As a proof of concept, we have made the internals of the language more accessible and
have implemented diﬀerent extensions to that HDL. To consider HDL extensions a fea-
sible option for future projects, the amount of work to be invested for implementation is
important. We will show that it is low with regard to other similar approaches.
During research of possible language platforms on which our extension could be based,
we encountered a lack of suitable extendable traditional HDLs. This led to a more the-
oretical review of language design principles. We found functional languages much more
eﬃcient for domain-speciﬁc extensions than traditional imperative ones. While this is in
accordance with literature on domain-speciﬁc languages, this ﬁnding has only rarely been
applied to HDLs. We will compare implementation complexity of similar features using
both paradigms.
There are many attempts to improve upon the existing HDLs. Most of these approaches
however are not publicly accessible. We have the impression that due to the lack of
existing language platforms on which investigative approaches can be based, the advances
in domain-speciﬁc HDLs are moderate to low. We have therefore put emphasis on an open-
source approach. The improvements to the used HDL and most extensions have been made
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available online1 and an extensive tutorial has been compiled2.
Hardware abstraction and problem abstraction are generally orthogonal language fea-
tures. However, current approaches do not treat related issues independently, or concen-
trate on hardware abstraction. Our work concentrates on the highest problem-abstraction
possible at a given hardware-abstraction level (RTL).
High-Energy Physics compliant simulation models
As access to accelerators is usually limited and expensive, simulation plays a dominant
role in preparing and optimizing HEP experiments. The HEP community has created
many highly specialized tools or extensions to existing mainstream tools for simulation
of very diverse events, ranging from particle-particle interaction to computing farm load
distribution. In HEP experiments, algorithms implemented in FPGAs are only a small
part of a very big system. Consequently the simulation models have to ﬁt the existing
infrastructure rather than the other way round (as is the case in typical Electronics Design
Automation environments).
One important language for large-scale simulation is C++ and there exists a varied
and highly developed infrastructure of C++-based simulation frameworks. Each of these
frameworks requires speciﬁc coding conventions to be followed. We have explored HDL lan-
guage extensions allowing automatic generation of C- and C++-models. We have further
investigated the ease with which the generation of code can be tuned such that compliance
with speciﬁc simulation framework coding conventions can be achieved.
The idea of deriving HEP-speciﬁc simulation models from circuit descriptions was pre-
sented at the 2005 IEEE Real-Time Conference3. A case study based on algorithms used
by the LHCb VErtex LOcator (VELO) sub detector was presented the following year at
the 12th Workshop on Electronics for LHC and future Experiments (LECC'06)4.
Abstract ﬁxed-point data type
For most trigger algorithms, the Signal-to-Noise Ratio (SNR) is the dominant quality
factor. In digital designs, this is equal to the Signal-to-quantization-Noise ratio (SQNR)
which is determined by the bit widths chosen for the diﬀerent data paths. A speciﬁc bit
width is typically a compromise between precision requirements (derived from physics) and
available hardware resources. Physics requirements can however vary a lot over time and
a new discovery, a changed trigger algorithm or improved hardware might fundamentally
change the respective precision required. It would therefore be favorable to maintain the
highest degree of ﬂexibility possible with regard to data bit width over the whole lifetime
of a trigger implementation.
1Tom Hawkins. HDCaml Home Page. 2006. url: http://www.funhdl.org/wiki/doku.php/hdcaml.
2Daniel Sánchez Parcerisa. HDCaml Tutorial. 2006. url: http://www.funhdl.org/wiki/doku.php/
hdcaml:tutorial.
3Manfred Muecke. C/VHDL codesign for LHCb VELO zero suppression algorithms. In: 14th IEEE-
NPSS Real Time Conference. 2005. doi: 10.1109/RTC.2005.1547399. 156157.
4Manfred Muecke and Tomasz Szumlak. Uniﬁed C/VHDL Model Generation of FPGA-based LHCb
VELO algorithms. In: 12th Workshop on Electronics for LHC and future Experiments (LECC'06). 2006.
url: http://cdsweb.cern.ch/record/1034306.
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Consequently we have chosen to implement a HDL-extension which provides an abstract
ﬁxed-point data type. Modelling using this data type separates bit width- and precision-
considerations from the algorithmic description. It enables generation of design variations
with only minimal code changes (due to automatic signal property propagation). This work
has been presented at the 2006 Forum on speciﬁcation & Design Languages (FDL'06)5.
The feasibility of the suggested design ﬂow in combination with the abstract ﬁxed-point
data type will be shown by design-space exploration for the LHCb VELO Linear Common
Mode Suppression (LCMS) algorithm. The LHCb VELO acLCMS algorithm is a real-
world example, and (using a former VHDL model) is implemented in the LHCb Data
Acquisition System (DAQ) interface board called TELL16, a custom-built multi-FPGA
processing board of which 350 are currently being installed in the LHCb cavern.
Graph Description Language model generation
Control and Data Flow Graphs (CDFGs) are a useful intermediate representation when
mapping algorithms into sequential circuits and especially powerful when used in com-
bination with graph transformation rules. The Graph Description Language provides a
format for exchange of graphs between diﬀerent applications. We have created a language
extension generating Graph Description Language (GDL)-compliant code from the original
circuit description. A free tool (aiSee by AbsInt GesmbH) is available for visualization of
the generated GDL ﬁles. Comparison with similar tools shows a very low complexity re-
quired for implementation (due to the direct and eﬃcient access to the language's internal
intermediate circuit representation).
Original work
The chosen HDL platform used for the case studies in this work is called HDCaml. It is
an open-source project not started by the author of this work, but the language has served
us7 well as a starting point for a number of projects, extensions and investigations. Some
of the work has been made available to the public in form of ﬁxes and partial releases. The
abstract ﬁxed-point data type, C++ model generator and CDFG extraction are genuine
work conducted by the author.
The scientiﬁc contribution of this work consists of:
• an extension to the HDCaml HDL providing automatic generation of bit-true C++
simulation models. The resulting code can easily be tuned to comply with diﬀerent
coding conventions.
• an extension to the HDCaml HDL to represent abstract ﬁxed-point data types, pro-
viding a notation such that manual code-intervention is minimized when performing
5Manfred Muecke and Guido Haefeli. A bitwidth-aware extension to the HDCaml Hardware Descrip-
tion Language. In: Proceedings of the Forum on speciﬁcation & Design Languages 2006, FDL'06. ECSI,
2006.
6G. Haefeli et al. The LHCb DAQ interface board TELL1. In: Nuclear Instruments and Methods in
Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 560.2 (May
2006). 494502. doi: 10.1016/j.nima.2005.12.212.
7Jean-Philippe Brantut(CERN), Daniel Sánches Parcerisa (CERN), Reinhold Schmidt (ITI), Stefan
Lickl (ITI), Karl Flicker(ITI)
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bitwidth-related modiﬁcations to the design.
• showing that functional languages lend themselves to a very eﬃcient implementation
of such a language extension, thereby furthering the case of using functional languages
for implementation of domain-speciﬁc hardware description languages.
• a module allowing extraction and export of a corresponding control and dataﬂow-
graph, thereby complementing similar eﬀorts for other RTL-HDLs. Comparison
shows a very low complexity of the required coding.
7
Contents
List of abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
1 Introduction 10
2 Hardware Description Languages (HDLs) 13
2.1 History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.2 Design Representation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.3 Domain-speciﬁc Languages . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
2.4 A Review of Experimental HDLs . . . . . . . . . . . . . . . . . . . . . . . . 27
2.4.1 Functional HDLs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.4.2 Imperative HDLs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3 Digital Hardware Design in High-Energy Physics (HEP) 32
3.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.2 HEP Digital Design Methodology . . . . . . . . . . . . . . . . . . . . . . . . 33
3.3 HEP-speciﬁc Electronics Design Automation Requirements . . . . . . . . . . 36
3.4 Review of Selected Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
4 An Improved HEP Hardware Design Process 47
4.1 Custom Simulation Models . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
4.2 Domain Speciﬁcity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4.3 On the Importance of Open-Source HDL Implementations . . . . . . . . . . 55
5 Case Study: Language Enhancements to the HDCaml HDL 57
5.1 Selection of HDCaml as Host-language . . . . . . . . . . . . . . . . . . . . . 57
5.2 VETRA-compliant C++ Simulation Models . . . . . . . . . . . . . . . . . . 58
5.3 Variable-bitwidth Arithmetic . . . . . . . . . . . . . . . . . . . . . . . . . . 65
5.4 Graph Description Language (GDL) Models . . . . . . . . . . . . . . . . . . 76
5.5 Evaluation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
6 Conclusion and Outlook 81
A HDCaml Implementation Details 83
A.1 Internal Circuit Representation . . . . . . . . . . . . . . . . . . . . . . . . . 83
A.2 HDCaml C-code Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
List of References 87
8
List of abbreviations
ASIC Application-Speciﬁc Integrated Circuit
CDFG Control and Data Flow Graph
CERN Conseil Européen pour la Recherche Nucléaire
DAQ Data Acquisition System
DSL Domain-Speciﬁc Language
DSP Digital Signal Processor
DSPing Digital Signal Processing
EDA Electronics Design Automation
FPGA Field-Programmable Gate Array
GDL Graph Description Language
GPP General-Purpose Processor
HEP High-Energy Physics
HDCaml Hardware Description Objective Caml
HDL Hardware Description Language
IDE Integrated Development Environment
LHC Large Hadron Collider
LHCb LHC beauty (experiment)
LCMS Linear Common Mode Suppression








The aim of this work is to explore how Electronics Design Automation (EDA) tools can be
tuned to fulﬁll better the needs of advanced digital designs in High-Energy Physics (HEP)
experiments. Computer languages serving a speciﬁc community are called domain-speciﬁc
languages. We extend this nomenclature to Hardware Description Language (HDL), calling
HDLs tuned toward the needs of a speciﬁc community domain-speciﬁc HDLs. While
the suggested specialisation and presented case studies are motivated by HEP designs, the
ﬁndings on how to extend HDLs apply without restriction.
Motivation
HDLs currently used in industry, like VHDL and Verilog, have been originally designed
as means to describe already existing electronic circuits for the purpose of documentation.
Over time, and due to advances in EDA software, HDLs have become the dominant tool
for design entry. A typical design ﬂow nowadays uses the same HDL source code for circuit
speciﬁcation at register-transfer level (RTL), simulation/veriﬁcation and implementation.
This results in a uniﬁed design process.
Additionally, circuit size of designs has grown exponentially over time due to the ever
decreasing feature size of modern integrated circuits. To cope with the increasing design
size, there is a continuous need to increase the level of abstraction used for circuit design.
As circuits are mainly designed using HDLs, this implies increasing expressiveness of HDLs.
Current HDLs fail to provide adequate levels of abstraction for an increasing number of
designs.
The research community has been investing much work in higher-level synthesis (also
called behavioural synthesis), which aims at synthesizing hardware from a more abstract
description, usually above the register-transfer-level (RTL). While such an approach can
lead to much shorter and more versatile descriptions, the ﬁnal synthesis result is often
unpredictable. High-level synthesis is an active area of research.
Therefore, by picking a language for circuit design entry, one has currently to choose
between
• hardware-centric (low-level) descriptions, which lack problem abstraction, or
• algorithmic (high-level) descriptions where resulting hardware is hard to predict.
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The latter is especially unfavorable for designs whose speed or resource requirements ap-
proach the limit of the target platform.
Consequently, for complex digital designs, challenging todays hardware platforms, there
exists no HDL satisfying the needs of a uniﬁed design process.
The design of circuits for digital signal processing (DSP) applications has suﬀered
from this fact ever since integrated circuits have become powerful enough to be used for
DSP applications. Consequently the industry has come up with a plethora of design
aids, among which C-to-Hardware approaches have been especially prominent in the last
years. Most approaches allow for some kind of higher-level problem description and try
to compile suitable hardware, often directed by design directives given by the designer.
While this increased abstraction enables fast design-space exploration, it also reduces the
predictability of generated hardware. This is of little concern to applications being moved
from much slower platforms (like moving functionality originally implemented in software
into hardware). However, it renders these approaches unattractive for design iterations
requiring predictable results. Predictable results are mandatory for fast evaluation of ﬁne-
grained variations, typical for high-speed applications.
To improve upon this situation, better (i.e. more abstract) speciﬁcation languages
together with predictable transformation rules to derive actual hardware (higher-level syn-
thesis) are required. One possible approach is to incrementally extend currently available
HDLs to test eﬀectiveness of experimental language features. Every eﬀort to create, extend
or modify a HDL however, has to take into consideration not only language design issues
but also the respective implementation eﬀort. This eﬀort becomes the more important
the smaller the respective user base becomes. A given eﬀort might be acceptable for an
expected large user base, but might be prohibitive for features requested only by a small
community. As HDLs in general have a very limited user base (compared e.g. to general-
purpose computer programming languages) the eﬀort required is of serious importance.
To facilitate future evaluation of domain-speciﬁc language extensions, an extendable
HDL platform is required. This work will contribute to these eﬀorts by identifying possible
platform candidates and by presenting case studies of languages extensions. Speciﬁcally
it will elaborate on the potential beneﬁts functional languages can provide to such an
extendable HDL platform.
Document Structure
Chapter 2 gives a general overview on HDLs, their history, their place in the hardware
design ﬂow and typical levels of abstractions employed. Basic concepts of domain-speciﬁc
languages (DSLs) are introduced and discussed. Finally experimental HDLs are reviewed
both from a HDL and DSL point of view, outlining motivations for additional language
features and respective implementation techniques.
Chapter 3 discusses HDLs from a perspective of hardware design in HEP experiments.
Speciﬁc requirements will be identiﬁed and shortcomings of current approaches will be
outlined. This discussion will be supported by a review of recently developed designs and
respective design methodologies.
Chapter 4 identiﬁes hardware design needs in HEP not shared with other application
domains (HEP-speciﬁc needs). Based on these HEP-speciﬁc needs, new language and tool
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features are suggested to enable an improved HEP hardware design methodology.
Chapter 5 will present case studies of HDL-speciﬁc tool and language feature imple-
mentations, relevant to needs identiﬁed in the preceding chapter. For all three case studies,
existing solutions and tools will be discussed. The HDCaml HDL will serve as a testbed
for the presented case studies. The case studies will
1. present an extension to the HDCaml C-model output generator, enabling mapping
of existing models into C++ models conforming to speciﬁc coding conventions.
2. present an extension to the HDCaml HDL allowing ﬂexible ﬁxed-point models.
3. present a new HDCaml output generator, enabling mapping of existing models into
the graph description language (GDL).
Chapter 6 will summarize the work and will discuss possible future directions of re-
search.





"A language encapsulates the complete knowledge of all processes within its
scope of modeling."
"The very goal of any HDL is to enable a designer to express a desired func-
tionality, such that it matches the behaviour of an existing or yet-to-be-build
hardware system."
Sumit Ghosh [Gho99]
HDLs provide a formal framework for modelling electronic circuits in a computer-
readable manner. Formal speciﬁcations enable partial automation of the design process,
thereby reducing its complexity. This in turn improves productivity, which is a key re-
quirement to cope with continuously increasing design sizes.
VanCleemput lists the three major areas of applications for HDLs [van77]:
1. Documentation of a design's speciﬁcation
• to allow communication between designers and users and
• to serve as a tool for teaching hardware design and computer architecture.
2. Providing input to the system level simulator (Simulation).
3. Providing input to the automatic hardware compiler or synthesizer (Implementation).
HDLs exist for modelling analogue systems, digital systems and a combination thereof
(mixed-signal systems). This work's concern is with digital systems and observations will
therefore be restricted to HDLs targeting digital systems.
Understanding the development of HDLs, their features, deﬁciencies and cost of imple-
mentation, is the key to applying them eﬀectively to future challenges in digital hardware
design. In the following, the history of HDLs, their place in the design ﬂow and the types
and levels of abstraction they provide will be reviewed. I will emphasize the abstraction
gap and will present some experimental HDLs. Finally I will elaborate on the process of
creating formal languages with features tuned speciﬁcally to the requirements of a given
application domain (domain-speciﬁc languages).
13
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2.1 History
HDLs emerged from simple tools for automating repetitive tasks in early circuit design.
These tools were followed by tools allowing simulation of a set of interconnected logic gates
(gate-level simulators). The languages deﬁning the input to these tools can be considered
the ﬁrst HDLs. Examples are LAMP[Cha76] (Logic Analyzer and Maintenance Planning),
SALOGS[CS78] (Sandia Logic Simulation System) and TEGAS[SL73] (Test Generation
and Simulation System).
Following the increasing design size, new tools appeared during the late 1960s, allowing
more succinct formulation of models at a higher level of abstraction, namely at register-
transfer level (RTL). Examples of such RTL HDLs are CDL[Chu65] (Computer Design
Language), DDL[DD68] (Digital System Design Language) and AHPL[HP87] (A Hardware
Programming Language).
All HDLs mentioned so far modeled digital combinational or synchronous logic. Truly
asynchronous (uncoordinated in time) systems could only be modeled with the advent of
the ﬁrst behaviour-level HDL: ADLIB[Hv79] (A Design Language for Indicating Behavior).
ADLIB is a superset of PASCAL with special facilities for modelling concurrency and
interprocess communication. It is normally used under the SABLE simulation system.
Ghosh[Gho99, p.19] deﬁnes behavioural-level HDLs as being capable of modelling both
synchronous and asynchronous system at any level of abstraction. He points out[Gho99,
p.15] that the term has been often misused in literature as a synonym for architectural-
level. A behavioural model is therefore one in which diﬀerent, potentially not synchro-
nized, models at diﬀerent levels of abstraction (gate-level, register-transfer level, architec-
tural level, ..) can coexist.
SDL[van77] (Structural Description Language) complemented ADLIB as a language to
express structure and connectivity of a digital design at arbitrary levels of abstraction. It
featured a macro expansion syntax to support manual reﬁnement of designs.
Building upon the experience gained with ADLIB and in view of expected future very
high speed integrated circuits (VHSIC), the United States Department of Defense (DoD)
decided to coordinate development of a new HDL. It outlined the requirements in its Draft
Request for Proposal[Dep82], DRFP F33615-83-R-1003, published in September 1982. The
language was named VHDL (Very high speed integrated circuits Hardware Description
Language) and the DRFP requested that it was to adhere to the Ada programming lan-
guage syntax wherever possible. Coordination of VHDL was later transferred from the DoD
to the Institute of Electrical and Electronics Engineers (IEEE) and VHDL was adopted
in form of the IEEE Standard 1076[IEE88], Standard VHDL Language Reference Manual,
in 1987 (often referred to as VHDL-87). In 1992, a revised version was proposed and
ﬁnally accepted in 1993, leading to VHDL-93[IEE94]. Another revision in 2001 led to
VHDL-2002[IEE02], which is the current version as of time of writing (2007).
The Verilog HDLs was invented by Phil Moorby at Automated Integrated Design Sys-
tems in 1985. Automated Integrated Design Systems was later renamed to Gateway De-
sign Automation and purchased by Cadence Design Systems in 1990. Cadence transferred
coordination of the design eﬀort to the Open Verilog International (OVI) organization.
OVI submitted Verilog to the IEEE which led to acceptance of Verilog as IEEE Standard
1364-1995, commonly referred to as Verilog-95. A revised version was published in 2001
as IEEE Standard 1364-2001 (Verilog 2001). The latest revision dates from 2005, pub-
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lished as IEEE Standard 1364-2005 (Verilog 2005). Verilog's syntax borrows from the C
programming language, but conceptually provides the same modelling features as VHDL.
Compared to the more elaborate VHDL, Verilog oﬀers more compact model descriptions.
Ghosh[Gho99, p.63] points out however that it lacks a number of important characteristics
that may cause the generation of erroneous results and hinder the correct representation
of hardware.
Verilog and VHDL have both achieved a wide acceptance and have together become
the de-facto standard for digital system design. There are eﬀorts to extend both languages'
scope to modelling analogue and mixed-signal (AMS) systems (VHDL-AMS, Verilog-AMS).
With the advent of Systems-on-Chip (SoC) at the end of the 1990s, i.e. the possibility
to integrate both processors and dedicated hardware units on a single chip, architectural
exploration (evaluating tradeoﬀs of varying high-level parameters in the construction of
a SoC) gained importance. To be able to evaluate impact of design decisions, a more
uniﬁed simulation environment became necessary, allowing coexistence from software and
hardware at diﬀerent levels of abstraction. SystemC and SystemVerilog were designed as
a response to these needs.
SystemC is a C++ class library for system and hardware design for use by designers
and architects who need to address complex systems that are a hybrid between hardware
and software[IEE06]. The libraries contain a simulation kernel, which enables execution
of SystemC models. SystemC therefore is both a modelling language and a simulation en-
vironment. SystemC allows separate description and iterative reﬁnement of modules and
communication between these modules. It provides the means to describe a modules' func-
tionality and communication as applicable to digital systems. It enables a self-contained
system description at diﬀerent levels of abstraction, comprising both hardware and software
(expressed in C++).
SystemC was originally invented by Cadence, Inc. during the 1990s. To enable wider
acceptance, SystemC was released as open source and coordination was transferred to the
Open SystemC Initiative (OVI) in 1999. SystemC was accepted by the IEEE as Standard
1666-2005[IEE06] in 2005.
While SystemC serves well the tasks of documentation and simulation, its usefulness
to synthesis (both practical and theoretical) is debatable. There is an ongoing academic
argument on the suitability of C-like languages (SystemC being a prominent example)
as input to hardware synthesis [Edw06]. The SystemC standard itself neither mentions
hardware synthesis as a primary target, nor does it specify a synthesizeable subset of the
language (while there exists an eﬀort to agree on a synthesizeable SystemC subset, as of
time of writing there exists only a draft [OSC04], which seems to make little progress since
its appearance in 2004). It remains to be seen to what extent the iterative reﬁnement of
designs, as suggested by SystemC, can be automated by external tools.
Design Flow
HDLs are tools invented to support the hardware design process. To better understand
requirements and limitations of current HDLs, we review the hardware design process and
point out links to HDLs.
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iteration cycle at diﬀerent levels of abstraction. From a given Speciﬁcation, a model is con-
structed. Using this model, the functionality is veriﬁed by suitable tests at the respective
level of abstraction. If the model meets the functional requirements, it can be optimized
to meet speciﬁc design goals. The resulting description then serves as speciﬁcation to the
next cycle at a lower level of abstraction (reﬁnement). The lowest-level model will result
in actual hardware, complying to the requirements at all levels of abstraction.
A popular model to express these stages of design is the V-model. The picture shown
in Figure 2.1 describes the basic development ﬂow in hardware design. The process starts
by providing system-level speciﬁcations and reﬁnes them, while going down the ﬁrst leg of
the `V', capturing requirements, deriving more detailed speciﬁcations and architecture. At
each stage tests are developed and applied to the reﬁned models.
During the upward path of the `V', actual system integration is being performed with
actual prototype components and tested in their respective environment. Arriving at the
highest level, the result should be a fully assembled system, consisting of tested subcom-
ponents, complying to speciﬁcations on all levels of abstraction.
Development of tests and initial veriﬁcation of the models should take place in parallel
with the speciﬁcation or reﬁnement at the respective level of abstraction. This speciﬁcally
means that tests at all levels of abstraction should be available before actual hardware
implementations exist.
It is recognized that the quality of the design speciﬁcation is one of the most deci-
sive elements in the success of the design. Suitable test design is the most cost-eﬀective
precaution to detect design ﬂaws early in the design process.
We will give a short overview on levels of abstraction and refer to chapter 2.2 for full
details. Hardware design starts with a system-level speciﬁcation, which is then optimized
for some given boundary conditions. Taking the optimization into account, the design
is reﬁned (implemented at the next lower level of abstraction) and veriﬁed to be consis-
tent with the original speciﬁcation. If the system-level description lacks synchronization
(coordination in time), it is identical with a behavioural description.
Module-level speciﬁcation splits functionality into blocks corresponding to single phys-
ical entities. System-on-Chip allows skipping of this step as all functional blocks are im-
plemented on the same chip.
At architectural-level, basic functional units on a chip and their interaction is deﬁned.
At algorithmic-level, a part of the design is speciﬁed by a deﬁned sequence of steps
(algorithm). This can be done with or without explicit notion of hardware.
Register-transfer-level (RTL) models describe functionality as a set of synchronized
memory elements (registers), and combinational logic, connecting them.
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Figure 2.1: V-model depicting phases of the hardware design process
Gate-level models describe functionality as a set of interconnected basic logic gates.
Transistor-level models describe functionality as a set of interconnected transistors.
Electronics Design Automation (EDA) software may support hardware designers at any
of the tasks described above. The preceding chapter has shown how HDLs have started
from the lowest level and continuously supported higher levels of abstraction. Today, RTL
is the generally accepted level of abstraction for design entry of hardware designs, where
tools can be expected to support all necessary tasks down to hardware implementation.
A typical design-ﬂow for single-chip systems would therefore comprise speciﬁcation, ver-
iﬁcation, implementation/simulation, optimization, and reﬁnement at system-, architecture-
and register-transfer-level.
What jeopardizes this idealistic top-down design approach are existing building blocks
(intellectual property, IP) at diﬀerent levels of abstraction and incomplete information to
accomplish optimization at a given level of abstraction.
• Existing building blocks introduce additional limitations to the optimization process,
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as block boundaries at the level of the IP have to be accepted. An existing IP-block at
RTL i.e. can be simulated at architectural-level, but no functionality can be included
or stripped.
• Optimization of a given functionality usually requires stepping down several layers
of abstraction (sample implementation) before the necessary data to evaluate the
requested cost-function is available. Achievable clock frequencies, logic resource us-
age or heat dissipation can usually only be derived accurately from a ﬁxed (after
place and route) gate-level description. This sample implementation should in prin-
ciple span the whole range of possible implementations. The implied complexity and
required eﬀort are usually prohibitive however. This is often circumvented by replac-
ing (time-consuming) sample implementations by (fast but imprecise) optimistic and
pessimistic estimates of selected design key ﬁgures. While the ﬁgures might be key
requirements to high-level optimization, simulation will deliver inherently (more or
less) unreliable results.
Most real design processes are therefore a mixture between bottom-up and top-down
approaches and interoperability between the models at diﬀerent levels of abstraction is one
of the dominant factors to the overall achievable design performance. It also deﬁnes achiev-
able implementation correctness as only automated tests, spanning all levels of abstraction,
can guarantee compliance with original speciﬁcation. The more layers of abstraction a test-
suite comprises, the more trustworthy will its results from a system-veriﬁcation point of
view be.
2.2 Design Representation
Depending on the needs of diﬀerent users, the same design can be described by using
diﬀerent descriptions, or design representations. Diﬀerent design representation therefore
present a diﬀerent view on a given design. They do not alter the design. Depending on the
suitability of the representation, diﬀerent tasks might however be easier or more diﬃcult
to accomplish.
Gajski and Kuhn [GK83] have identiﬁed the three most common types of design rep-
resentations as: functional, structural and physical representation.
• Functional representation deﬁnes the response of a functional block as a function
of its inputs and expired time. Whatever description is used, it has no relation to the
actual implementation inside the functional block (black box). Computer-readable
functional representation is the classical domain of HDLs.
• Structural representation describes a system in terms of basic building blocks,
instances thereof and interconnects (wires). The computer-readable form of a struc-
tural representation is called a netlist.
• Physical representation contains a detailed description of the physical character-
istics of each building block including dimensions, locations relative to each other
and the connections given in the structural representation. The physical representa-
tion typically used in chip design is the layout, from which the masks for integrated
circuit production are derived.
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The Y-chart introduced by Gajski and Kuhn [GK83] depicts these three representation
by using three axes, forming the characteristic Y (see ﬁgure 2.2). The circles connecting
speciﬁc representations at same distance from the center, show distinct levels of abstraction.
Figure 2.2: Y-chart depicting diﬀerent levels of abstractions and design representations in
hardware design (pursuant to [GK83]).
While the diﬀerent representations are equivalent in the Y-chart, diﬀerent representa-
tions are typically more or less suited for the dominant tasks at a given level of abstraction.
Figure 2.3, showing examples of dominant representations at diﬀerent levels of abstraction
is therefore less precise but more intuitive.
Figure 2.3: Examples of dominant design representations at diﬀerent levels of abstraction
in hardware design [Sch01].
As this work aims at improving the design process by HDLs features at Register-
Transfer Level (RTL) (HDL models at RTL and above being a functional design view),
functional representations will be emphasized in the following. This is however not limiting
the importance of structural and physical representations for other design tasks.
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Types and Levels of Abstraction
Abstraction is the act of considering something as a general quality or char-
acteristic, apart from concrete realities, speciﬁc objects or actual instances.
Webster English Dictionary[Web94]
Abstraction typically results in complexity reduction, leading to a simpler conceptu-
alization of a domain in order to facilitate processing or understanding of many speciﬁc
scenarios in a generic way.
In the simplest case, the desired functionality can immediately be expressed by the de-
signer in terms of available basic building blocks and necessary interconnects. The language
only needs to support constructs and data types matching exactly the target hardware's
capabilities. It acts merely as a tool for documentation and veriﬁcation/simulation.
The more complex the desired functionality however, the more unlikely it becomes that
a designer will be able to map it directly into basic building blocks. Increasing the level of
abstraction is one of the driving forces behind development of new HDLs as design sizes
increase continuously.
The task of reﬁnement, i.e. mapping a given speciﬁcation into a model at a lower
level of abstraction is one of the native tasks of a system designer. Formal Languages
supporting this process should provide constructs and data types matching the designers
need at the relevant level of abstraction. Languages without direct implementation are
called Speciﬁcation Languages. A HDL is a (speciﬁcation) language at a level of abstraction
low enough to allow automatic implementation of the described circuit by a tool (hardware
compiler, synthesizer).
The diﬀerence in level of abstraction between the used pure speciﬁcation language and
the used HDL determines the eﬀort required by the designer. This diﬀerence in abstraction
has been found to be important in contemporary hardware design.
HDLs can be characterized by the level of functional abstraction they provide. If the
considered HDLs target similar hardware (digital logic in our case), the level of functional
abstraction can be compared easily between diﬀerent languages and serves well as a com-
mon classiﬁcator.
Domain-speciﬁcity determines how natural one can express a speciﬁc problem in the
given HDL. HDLs do usually not match very well the original problem domain. It is
also very diﬃcult to compare diﬀerent HDLs against each other as the range of problem
domains is wide and increases continuously with digital logic penetrating more and more
applications. I will motivate in the following why domain-speciﬁcity should be considered
a vital feature of HDLs and that hardware-abstraction and domain-speciﬁcity are not
necessarily correlated.
Functional Abstraction of Hardware
Functional abstraction of hardware (hardware abstraction) allows description of a circuit
(or subcircuits) by specifying its response to given input values over time. Gajski's and
Kuhn's Y-chart [GK83] shows increasing levels of abstractions along its axes (see ﬁgure 2.2).
The levels of hardware abstraction can be found along its axes for functional representation.
In the following we give an overview on the taxonomy of levels of hardware abstraction, as
outlined in [Gaj96]:
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• Circuit level: At the circuit level, a system is modeled using the basic elements of an
electric circuit (resistor, capacitor, inductor).
• Transistor level: At the transistor level, a system is modeled in terms of transistors.
As transistors are the dominant basic building blocks of all digital systems, this level
of abstraction has gained special importance in design of digital system. It is also
the level of abstraction diﬀerentiating digital systems from other electronic systems
(which can usually not be modeled using transistor-level models).
• Gate level: At the gate level, a system is modeled in terms of digital logic gates,
implementing basic boolean operations (and, or, nor, xor) on binary signals.
• Register-transfer level: At the register-transfer level (RTL), a speciﬁcation is given in
terms of interconnected combinational logic and storage elements (registers). While
the timing and dataﬂow is ﬁxed, there is still freedom to the implementation of the
combinational logic itself.
• Architectural level: The architectural level borrows its meaning from computer archi-
tecture, the science of the conceptual design and fundamental operational structure
of a computer system. At the architectural level, a system is modeled in terms of
basic building blocks like memories, central processing units (CPUs), memory man-
agement units (MMUs), coprocessors, busses and switches interconnecting diﬀerent
functional blocks and inputs/outputs (I/Os).
• Algorithmic level: At algorithmic level a part of the design is speciﬁed by a deﬁned
sequence of steps (algorithm). This can be done with or without explicit notion of
hardware.
Expressing algorithms in a mathematical notation (no reference to hardware) is most
often encountered in signal processing systems which are built around algorithms. For
ease of simulation, algorithmic models are often expressed in executable languages
(MatLab, C, C++).
Expressing algorithms in terms of basic commands of a computer programming lan-
guage (abstract references to basic abilities of a processor and memory model) can
often be encountered in control-dominant applications. Such algorithms can often
be mapped onto processors embedded in the design.
System-level languages aim at providing means to model both data-ﬂow- and control-
ﬂow-dominant parts of a design in one common environment.
Domain-Speciﬁcity
Domain-speciﬁcity determines how natural one can express a speciﬁc problem in a given
language. Natural language is usually ambiguous and professionals of diﬀerent ﬁelds tend
to establish a terminology allowing them to unambiguously describe a problem in few
words. Mathematical notation is an example of such a domain-speciﬁc terminology.
In computer science, domain-speciﬁc programming languages (DSLs) trade generality
for domain-speciﬁc language features. The use of domain-speciﬁc features usually enables
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improved analysis, veriﬁcation, optimization, parallelization and transformation in terms
of language constructs [MHS05].
There are several ways to deliver domain-speciﬁcity:
• Domain-speciﬁc notations increase productivity by allowing experts in the respective
domain to express their knowledge in a native way. In hardware design e.g., time,
a concept foreign to most computer programming languages, is of paramount im-
portance. VHDL e.g. features a data type time, related units (hr, min, .., fs)
and a wait statement, enabling modelling of delays in a natural and accurate way
(wait for 50ns;).
In terms of logic gates, multiplication is a very complex operation. Yet all HDLs
today provide an operator '*', allowing abstract formulation of this mathematical
operation enabling designers to express functionality in a familiar (mathematical)
notation.
• Domain-speciﬁc constructs and abstractions map ideas important to the problem
domain into language features.
VHDL for example deﬁnes its signal assignment operation to be an atomic parallel
action: a <= b; c <= d; describes two parallel actions, independent of their relative
location in the code (in contrast to most computer programming languages, where
higher line count implies later execution in time).
The provision of relevant constructs and abstractions can - depending on the problem
domain - pose a major challenge and might require design of a language from ground
up.
Hardware Abstraction vs. Domain Speciﬁcity
The more constructs and data types, matching the needs of the original problem speci-
ﬁcation, a HDL provides, the easier the mapping from a speciﬁcation language into the
HDL. Ideally, speciﬁcation language and HDL can be merged. Automatic reﬁnement to
actual hardware (higher-level synthesis) however becomes usually the more diﬃcult, the
more abstract the original speciﬁcation.
There are two ways to deal with this situation:
• One way aims at providing a powerful, single environment for speciﬁcation and re-
ﬁnement, accepting that automatic reﬁnement becomes a very complex problem or
that reﬁnement is deﬁned as a manual task. In cases where automatic reﬁnement
can be implemented, this solution oﬀers the most design alternatives and potentially
enables ﬁnding of an optimum solution.
• The other way makes a clear distinction between speciﬁcation language and imple-
mentation language, allowing a more narrow feature set to the implementation lan-
guage. Design decisions, requiring knowledge in between the lowest abstraction layer
of the speciﬁcation language and the highest one of the implementation language,
have to be taken by the designer. Automatic reﬁnement based on input formulated
in the implementation language can not revert these design decisions, leading to
a more restricted design space. One trades ease of tool implementation for global
optimization.
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The question is: Where to draw the line? To understand better potential beneﬁts
and burdens, it is important to understand implications of diﬀerent language features
and abstractions. I will therefore review language features and abstractions identiﬁed
in the past by reviewing the literature on experimental HDLs, each targeting a speciﬁc
shortcoming of earlier approaches.
2.3 Domain-speciﬁc Languages
Domain-speciﬁc languages (DSLs) often emerge from experience and gradual discovery of
deﬁciencies in initially used general-purpose programming language (GPL) for a speciﬁc
domain. While GPLs and corresponding tools (compilers, ..) are designed by professional
computer scientists, trained in language design and compiler construction, the opposite is
often true for DSLs. Modelling deﬁciencies are usually discovered by users in the respective
domain which most probably lack speciﬁc knowledge in language design and compiler
construction. As Mernik et al. point out in their recent review on DSL development
[MHS05], this might be the main reason why literature on DSLs design and construction is
very scattered. Consequently many projects end up using an ad-hoc approach neglecting
the (diﬃcult to access) body of already existing work.
This is even more true in the ﬁeld of hardware design. From a computer science point
of view, HDLs are already domain-speciﬁc languages (for hardware description). The user
base of HDLs is much smaller than the one of GPLs and rarely extensively trained in
computer science, therefore lacking the theoretical foundations necessary to judge diﬀerent
programming languages' features. Hardware designers usually accept HDLs as a necessary
mean to cope with their design, but do not attempt to question the language itself. This
is reinforced by the eﬀort necessary to provide eﬃcient hardware synthesizers, the diﬃcult
adaptation to devices of diﬀerent vendors (in the case of FPGAs) or process technologies
of diﬀerent production facilities (in the case of ASICs) and a wide-spread closed-source (an
even no-publish) approach present in the EDA industry.
These observations are in accordance with [Vah03], encouraging hardware designers to
become better programmers and demanding that curriculum designers must fundamen-
tally rethink the introduction of programming and digital design to new engineering and
computer science students
Maybe this situation will improve over time as the computer engineering curriculum
suggested jointly by IEEE and ACM [McG03] identiﬁes programming language funda-
mentals as a core knowledge, listing speciﬁcally: fundamental programming constructs,
problem solving and data structures, programming paradigms, recursion, event-driven and
concurrent programming, and using application program interfaces (APIs).
In the following, some fundamentals on Domain-Speciﬁc Language (DSL) analysis,
design and construction will be reviewed. A taxonomy taken from [MHS05] will be used
to classify DSLs. Programming paradigms and their impact on hardware design will be
discussed.
Analysis
DSL analysis is the task of identifying and understanding the problem domain to such an
extent, that relevant notations, abstractions and language features can be derived. This
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step requires intimate understanding of the problem domain, language design and the target
application (it is important to remember that in hardware design, the target application is
usually at least threefold: documentation, simulation and implementation). In contrast to
computer languages, conforming to existing notations is paramount in DSLs, as it is the
very motivation of a DSL to serve better the needs of a highly specialized community (not
necessarily being trained programmers). The documentation of identiﬁed notations and
abstractions should be as precise and rigid as possible to foster a clear understanding of
the aim of the DSL and to avoid inconsistencies and undesired implications in succeeding
DSL design and implementation.
Design
DSL Design is the task of linking required notation and abstractions as identiﬁed in DSL
analysis with implementable language features.
Mernik et al. [MHS05] list the following DSL design patterns, classifying the relation-
ship between a DSL and existing languages:
• Language invention describes a DSL without any relation to existing languages. This
is a very rare case.
• Language exploitation takes to some degree advantage of an existing languages, by
any of the following means:
 Piggybacking tunes existing features of a language to provide domain-speciﬁc
functionality. This alters the functionality of the original language.
 Specialization restricts an existing language to focus it on the targeted applica-
tion domain. This reduces the functionality of the original language.
 Extension uses an existing language and extends it by adding functions, data
types or notation. This extends the functionality of the original language, safe-
guarding all of its original features (in contrast to piggybacking, where domain-
speciﬁc functionality overlays and replaces original language features).
The language speciﬁcation can be given in an informal or a formal notation. Informal
notation usually encompasses some natural language description together with code ex-
amples. Formal notation can take advantage of existing semantic deﬁnition methods and
related tools (see [SK95] for a recent reveview).
Implementation
Implementing a DSL is a major undertaking. Implementation decisions and related con-
sequences should be considered carefully. When reviewing DSLs from a common domain,
having a sound understanding of implementation principles enables identiﬁcation of possi-
ble paths for adoption and extension of existing languages.
Mernik et al. [MHS05] list the following basic DSL implementation principles:
• Interpreter: DSL constructs are recognized and interpreted using a standard fetch-
decode-execute cycle. This approach is appropriate for languages having a dynamic
character or if execution speed is not an issue.
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• Compiler: DSL constructs are translated to base language constructs and library
calls. A complete static analysis can be done on the DSL program. DSL compilers
are often called application generators.
• Preprocessor: DSL constructs are translated to constructs in an existing language
(the base language). Static analysis is limited to that done by the base language
processor.
• Embedding: DSL constructs are embedded in an existing GPL (the host language)
by deﬁning new abstract data types and operators. Application libraries are the
basic form of embedding.
• Extensible compiler/interpreter: A GPL compiler/interpreter is extended with domain-
speciﬁc optimization rules and/or domain-speciﬁc code generation. While inter-
preters are usually relatively easy to extend, extending compilers is hard unless they
were designed with extension in mind.
• Commercial Oﬀ-The-Shelf (COTS): Existing tools and/or notations are applied to a
speciﬁc domain.
• Hybrid: A combination of the above approaches.
Programming Paradigm
The two dominant programming paradigms are imperative and functional programming
[MA01]. Choosing a programming paradigm is probably the most basic decision to be
taken when designing a DSL.
Imperative programming is characterized by programs holding a state and commands
depending on and modifying the current state. An imperative construct is deﬁned as one
changing an already existing value[MA01]. The C-command x = x+1 overwrites the initial
value at the memory position x refers to.
Functional programming is characterized by the fact that most computation is done
by evaluation of expressions that contain functions[MA01]. Functions calculate a result
depending on a set of input values. If a function's result depends exclusively on the
speciﬁed input values, it is called side-eﬀect free[MA01]. Languages providing side-eﬀect
free constructs only, are called pure functional languages[MA01].
The language paradigm chosen for a DSL inﬂuences all areas of the language, but
probably the following three ones the most:
1. Language design: Imperative and functional languages have a diﬀerent look-and-
feel. Independent of the original reason to choose a language paradigm, one should
be aware of the implicit consequences.
2. Language implementation: Some applications qualify more or less for a speciﬁc pro-
gramming paradigm. Implementing an application with a less suitable language will
result in increased implementation eﬀort and maintenance cost. There is a strong
opinion in the research community that functional languages are superior to imper-
ative ones for implementing compilers and embedded languages [MHS05, p.330].
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3. User base: The more a new language diﬀers from language concepts common to most
predecessors in the respective application domain, the more diﬃcult it becomes to
convince prospective users to evaluate it. Consequently the initial user base will
be small and growth will not necessarily correlate with the quality of the solution
provided.
The paradigm chosen in language design and in language implementation can diﬀer. It
is perfectly possible to implement an imperative programming language using a functional
language and vice versa. When exploitation is used as a design pattern however, the
paradigm of the language chosen for implementation will be visible in the language itself.
Imperative vs. Functional Programming in Hardware Design
It is worth noting that all HDLs in use in industry today are imperative ones. Are therefore
imperative languages better suited for modelling hardware?
Low-level programming of von-Neuman architectures leads almost automatically to im-
perative programming. A single instance (the CPU) being in a speciﬁc state (the contents
of all memory locations and registers) reads data from memory, modiﬁes it and writes it
back to memory (changes the state). Because memory is a limited resource, values are
usually overwritten, making them disappear after usage. This has led to C (designed for
eﬃcient low-level programming of computers) adopting a very strong imperative program-
ming paradigm.
Because results of expressions in imperative programming potentially rely not only on
the given input values but also on the current state, they encourage a sequential execution
style. Only if the sequence of execution of a given set of commands is known, the result
can be predicted. Therefore explicit execution order is crucial in imperative programming.
Extracting parallelism (independent sequences of commands) from imperative programs
therefore requires thorough analysis and is an active area of research [SSDM01]. It is
a matter of controversial debate, to what extent original algorithmic parallelism can be
recovered by analysis of sequential code [SSDM01; Edw06].
Hardware on the other hand is inherently parallel and exploiting this parallelism is
one of the prominent tasks of hardware designers to achieve improved computing perfor-
mance. Parallelism at diﬀerent levels of granularity can easily be extracted from functional
programs [MA01].
There is actually a strong relation between the domain of parallel programming and
functional programming languages[Szy94].
The answer to the initial question requires deﬁning how important automatic extrac-
tion of parallelism is for a given model. Clearly this is of low importance in structural
models, because the parallelism is explicitly stated by the designer (in hardware mod-
elling, declaration of several instances of a building block usually implies that they are
executed concurrently). The more abstract a functional description becomes however, the
more important it is to identify potential parallelism to achieve optimal implementation in
hardware. A suitable programming language allows automatic exploitation while the task
of providing variants of the design is left to the designer otherwise. It becomes clear from
the above that the more abstract models of digital hardware become, the more the adop-
tion of a functional programming paradigm will become an enabling factor for design-space
exploration.
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There remain however two important questions to be answered:
• Can all tasks important to HDL designers be mapped eﬃciently into functional
HDLs?
• Are hardware designers willing to learn a new HDL requiring not only knowledge of
new syntax but also adoption of a new programming paradigm?
The ﬁrst question can probably only be answered after broad evaluation.
The answer to the second question is however quite well known today. In a recent
survey by Mentor Grapics [McC05] on adoption of new EDA Methodologies, 27% quote
having to learn a new language as a reason for not adopting new methodologies. The
survey only considered languages relevant to industry, therefore narrowing the scope to
imperative languages. It can therefore be expected that adoptions of functional languages
in hardware design will only gain importance,
• if example designs have shown that functional HDLs can provide all features current
imperative HDLs do,
• if automatic design-exploration becomes a pressing need for many designs (requiring
suitable formal input speciﬁcation to respective tools) and
• if it is acknowledged that imperative languages do not give satisfactory results by
principle.
2.4 A Review of Experimental HDLs
We try to identify language features and abstractions introduced by reviewing experimental
HDLs. Two basic programming paradigms exist: imperative and functional programming.
We will categorize the HDLs by the paradigm chosen to implement the respective compiler.
Usually this also dictates the paradigm chosen by the HDL itself.
Some of the projects presented have been abandoned while others have a long history.
This list is thought to provide an overview on existing projects and to enable identiﬁcation




Hydra is a functional HDL embedded in Haskell [O'D02]. It uses mathematical functions to
model circuits and provides separate semantics for all basic constructs to enable simulation,
netlist generation and timing analysis. Using distinct signal types for each task (boolean
for simulation, wire for implementation, path depth table for timing analysis) allows the
same circuit description to use the correct semantics based on type propagation. While
all HDLs attempt to exploit parallelism when implementing a circuit, Hydra also provides
mean to take advatage of the implicit parallelism of circuit descriptions for simulation,
allowing distributed simulation on suitable platforms.
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HML
HML is a HDL based on the functional programming language SML (Standard ML) [LL00;
Li95]. HMLmodels compile into VHDL. Emphasis of HML is on exploiting SML's advanced
type system to allow more succinct models. Speciﬁcally the type inference technique en-
ables more generic models and automatic generation of interfaces.
Lava
Lava is a functional HDL implemented as a collection of modules (embedded) in the func-
tional programming language Haskell [Bje98]. Lava builds upon earlier work of the group
on µFP [She84] and Ruby [SR93]. It exploits language features of Haskell like monads,
type classes, polymorphism and higher-order functions for circuit design.
The motivation of Lava lies in the lack of suitable features in current HDL to support
tasks of increasing importance in circuit design like veriﬁcation. Lava was built to be able
to describe hardware at diﬀerent levels of abstraction, and to analyse circuit descriptions
in many diﬀerent ways[Bje98]. The tasks speciﬁcally supported by Lava are simulation,
veriﬁcation and implementation.
For Veriﬁcation, Lava can generate input suitable for diﬀerent theorem provers, while
for implementation it can generate VHDL output. Details on using Lava for design of
FPGAs is given in [SS].
The major aspect Lava is addressing is the concise exploitation of language features for
hardware design and circuit veriﬁcation.
Hawk
Hawk is a microarchitectural design language embedded in Haskell [LLC99]. Its aim is to
support succinct modelling and advanced veriﬁcation of current microprocessor designs.
In many respects, Hawk is similar to Lava, but on a diﬀerent level of abstraction. Like
Lava, it exploits type classes and monads, in addition it uses lazy lists and allows signal
observation via unsafePerformIO.
The speciﬁc aspects addressed by Lava is support of the microarchitectural abstraction
level and veriﬁcation.
Verischemelog
Verischemelog is a functional HDL embedded in Scheme, compiling into Verilog [JB99].
It was motivated by the observation that many hardware designers using Verilog, turned
to scripting languages to generate parameterized models when exceeding Verilog's built-in
capabilities. It relies on list-based syntax to provide the required ﬂexibility. Verischemelog
can be seen as an intelligent Verilog macro language embedded in Scheme. Interfaces are
checked automatically for consistency. Scheme provides an interactive working environment
which can also used with Verischemelog, providing direct feedback The language has been
designed with extendability in mind, allowing convenient access to the language internals.
The major aspects adressed by Verischemelog are parameterizable models, interactive
programming and easy language modiﬁcation.
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Gropius
Gropius is a functional HDL for formal synthesis [EB99]. Its guiding principles are expres-
siveness, unambiguous semantics and minimum size. Gropius is divided into sublanguages,
each corresponding to a speciﬁc abstraction level (gate level, RT level, algorithmic level,
system level). Models at all levels of abstraction are synthesizeable. Gropius was developed
to serve experiments in formal synthesis. Formal synthesis describes a synthesis process
where the implementation is derived from the speciﬁcation by applying elementary math-
ematical rules within a theorem prover. As a result the implementation is guaranteed to
be correct [Eis99; Kum96].
Conﬂuence
Conﬂuence is a functional HDL invented by Tom Hawkins in 2003 [Haw05; Max03]. It aims
at improving expressiveness of models to reduce overall line count. Conﬂuence is a compiler
implemented in Objective Caml. It consists of two applications. The compiler converting a
Conﬂuence model in a FNF-model (Free Netlist Format) and a set of converters to generate
C, VHDL or Verilog models from the FNF description.
While Conﬂuence was originally a commercial product by Launchbird Inc., it was re-
leased as open-source in 2005. The main limitation of Conﬂuence was its monolithic
compiler application, discouraging modiﬁcations to the original code by others.
The aspect addressed by Conﬂuence was succinct model description, enabled by taking
advantage of higher-order functions and lists allowing writing of very generic models.
HDCaml
HDCaml is a functional language for generic hardware description at RTL [Haw06]. It is
embedded in the functional Objective Caml (OCaml) programming language. Implemented
as a functional library, it inherits expressiveness of functional languages and makes it
available to description of hardware designs. Compilation generates executables which
output models of the described hardware in diﬀerent formats. HDCaml is an open-source
project. Karl Flicker has analyzed and extended HDCaml to improve its robustness [Fli07].
HDCaml is the direct successor of Conﬂuence. Beneath the succinct model description
inherited from Conﬂuence, it especially addresses the issue of extending the code of the
implementation which is helped by implementing it as a functional library (rather than a
monolithic compiler, as was the case with Conﬂuence).
HDCaml has been chosen as the host language for the case studies presented in this
work. Further details on its internal organization can be found in chapter 5.1 and appendix
A.
Jazz
Jazz [Vui] is a functional HDL for design of large and complex digital synchronous arith-
metic circuits. It is based on the theory of circuit representation in [Vui94a]. Jazz derives
its type system from ML-sub, supports object-oriented design and type inference. The cur-
rent environment comprises a compiler, simulators, and code generators for the Pamette
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Xilinx-based board. The compiler and supporting tools are implemented using Java and
the respective source code is available to the public.
Jazz was used for evaluation of the hough transform hardware implementation, enabling
the ﬁrst real-time transition-radiation tracker at CERN [Vui94b].
MHDL
MHDL (microwave and millimeter wave integrated circuit hardware description language)
is a functional HDL for design of high-frequency circuits [BD93]. It constitutes a special
case amongst all other presented HDLs as it is not thought for design of digital circuits. It
is however most interesting from a language implementation point of view and is therefore
included. MHDL is based on Haskell and exploits very eﬃciently its features. Advanced
topics are discussed in [Bar95].
2.4.2 Imperative HDLs
In contrast to pure functional languages, imperative ones allow multiple variable assign-
ments. This can make analysis of data ﬂows very diﬃcult, but allows natural description
of state machines (relying on change of their state variables). To ease analysis complexity,
many imperative HDLs aiming at data ﬂow centric applications restrict multiple assign-
ment, resulting in single-assignment languages (like Sassy).
MyHDL
MyHDL is a Python-based hardware description and veriﬁcation language [Dec07; Goe06a].
It allows generation of Verilog code from a MyHDL speciﬁcation. MyHDL models concur-
rency using Python generators (resumable functions). The hardware abstraction provided
is register-transfer level. Testbenches can however take advantage of the full Python feature
set (including especially its extensive high-level class libraries).
The speciﬁc aspect adressed by JHDL is veriﬁcation, especially the extensive support
for writing of eﬃcient testbenches.
JHDL
JHDL (Just-Another Hardware Description Language) is a structural HDL developed by
the Conﬁgurable Computing Laboratory at Brigham Young University, presented originally
in 1998 [BH98].
It is implemented as a tool-set and class library on top of the Java programming lan-
guage. JHDL is a research vehicle to explore functionality of FPGA design tools. Hardware
abstraction provided by JHDL is register-transfer level. JHDL targets speciﬁcally recon-
ﬁgurable platforms (FPGAs) and allows modiﬁcation of the design in time. A design
entity encapsulated as an JHDL-object can be moved dynamically between hardware and
host-PC, allowing matching of system capabilities with current application requirements.
The JHDL tool-set features an integrated development environment (IDE) and a com-
piler generating EDIF output from JHDL speciﬁcations for Xilinx FPGAs. A unique
feature of the JHDL IDE is the transparent presentation of design simulation (in software)
and design execution (in hardware).
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The speciﬁc aspect adressed by JHDL is support of reconﬁgurable systems, considering
functional modules in hardware a movable resource.
SA-C
SA-C (Single Assignment C, also called Sassy) is a HDL based on the C programming
language for design of signal and image-processing applications [HDB99]. SA-C is a single
assignment language, implying that the value of a variable can only be set once. SA-C is
a subset of C, speciﬁcally omitting pointers, multiple variable assignments and recursion.
It extends however the functionality of C with multidimensional dynamic arrays, parallel
looping mechanisms, variable bit-precision data types and ﬁxed-point data types.
The user can guide generation of circuits via pragmas. A basic template mechanism
for providing data-type generic functionality is provided via the preprocessor.
Like JHDL, the toolset of SA-C speciﬁcally aims at support of reconﬁgurable systems.
RTL++
RTL++ is an imperative HDL for describing circuits at register-transfer level, improving
upon current languages by supporting pipelined operations (operations stretching more
than one clock cycle) [ZG05]. While RTL++ has been introduced as a language by Zhao
and Gajski, they state that their intention is only demonstration of features and that they
have not found an suitable language allowing [..] to deﬁne the RTL semantics we would
like to propose [ZG05, p.549]. A case study using SystemC and extending it by the central
RTL++ construct of pipelined register variables shows a reduced line count (40%) and a
more adaptable model.
The central aspect addressed by RTL++ is the eﬃcient modelling of pipelined opera-
tions and unambiguous synthesis thereof.
Occam for Hardware
Occam is a concurrent programming language implementing the concept of communicating
sequential processes [Wex89]. It was originally designed by INMOS Inc. in 1983 as the
programming language for their Transputer computer system. Today implementations of
Occam for many computer platforms exist.
While Occam is not a HDL in itself it serves well many native tasks of HDLs as its
features allow for eﬃcient analysis and hardware synthesis. This is due to the ﬁne-grained
parallelism typical to Occam, which corresponds well to the basic building blocks of low-
level circuit design like distributed memory (registers), parallel execution (multiple circuit
instances) and direct interprocess communication (wires). Experiments using Occam to
describe functionality which can be veriﬁed in software (executable speciﬁcation) and suc-
cessfully mapped into hardware have shown that Occam (or other parallel programming
languages) might serve well as future HDLs [PL91; PC00a].
Chapter 3
Digital Hardware Design in
High-Energy Physics (HEP)
Programmable logic has become extremely popular in High-Energy Physics (HEP) exper-
iments. Consequently, Hardware Description Languages (HDLs) have become more and
more important to respective designs.
We will outline requirements which the HEP community shares with other users of pro-
grammable logic and the ones distinguishing it from other applications. We will present a
number of contemporary HEP designs, using FPGAs to implement digital signal processing
algorithms. Subsequently we will point out speciﬁc shortcomings in the design-ﬂow and
will discuss possible improvements.
3.1 Overview
HEP experiments are usually large projects, spanning several years, if not decades, and
requiring a large number of engineers and scientist to build them. Therefore any decision
taken, bears the risk of being outdated at the time it is actually implemented. Hence it is
one of the aims of HEP experiments (and all electronic designs therein) to retain as much
ﬂexibility as is technically and ﬁnancially feasible.
Programmable Logic allows freezing parts of a design only very late in the design-
cycle. Therefore it has enabled more ﬂexible designs since its appearance in the 1980s. In
early designs, programmable logic has been used mainly as glue-logic, i.e. to implement
interconnects between non-matching chip-interfaces.
HEP experiments tend to generate huge amounts of data (LHC beauty (LHCb) for
example will generate about 3200GB of raw data per second). Processing this data both
fast and accurate is a challenge, vital to any experiment's success. Therefore fast computing
facilities, both on- and oﬀ-line, are an important enabling factor to HEP experiments. The
experiment's subsystem responsible for collecting and ﬁltering of data is often called the
Data Acquisition System (DAQ).
In the late 1990s, capacity of logic resources available had grown to such an extent
that Digital Signal Processing (DSPing) became actually feasible to be implemented in
programmable logic. Designs implementing DSPing on programmable logic combine the
ﬂexibility of software with the speed advantage of custom integrated circuits. The tech-
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nology allowed for the ﬁrst time keeping fast signal processing ﬂexible till very late in the
design process. There is however an extra eﬀort required due to the dominating hardware-
centric design methodologies.
The trend in HEP toward more digital designs and usage of related computing archi-
tectures (GPP, DSP, FPGA) has been documented in a survey by Angoletta [Ang03].
Today, DSPing on programmable logic provides a viable design alternative to
• Application-Speciﬁc Integrated Circuit (ASIC) which are fast, but are very expensive
to design and have a long lead-time and
• special-purpose processors (mainly Digital Signal Processors (DSPs)), which are pro-
grammable, but lack ﬁne-grained parallelism, require higher clock frequencies and do
not scale well for many applications.
Apart from availability of Field-Programmable Gate Arrays (FPGAs) providing suﬃ-
cient logic resources to implement required DSPing functionality, HDLs are the key en-
abling factor to DSPing designs using programmable logic (see section 3.2 below for a
discussion). The VHDL and Verilog HDLs are the dominant tools for design entry in pro-
grammable logic design today. DSPing designs push however the limits of current HDLs
and Register-Transfer Level (RTL)-centric design ﬂows, rendering the design eﬀort for
advanced DSPing implementations important to inhibitive.
In the following, we will elaborate on the speciﬁc requirements in HEP, related design
ﬂow deﬁciencies and possible solutions.
3.2 HEP Digital Design Methodology
The life cycle of a high-energy physics experiment has three very distinct phases: design,
implementation and operation.
During design, a feasible compromise has to be found between concurring design re-
quirements. HEP experiments usually comprise many systems of which digital logic is
only a fraction. High-level models emulating potentially hardware-based DSPing function-
ality will be used to evaluate the overall system's performance. HDLs might be used to
implement proof-of-concept prototypes very late in the design phase.
During construction, the speciﬁcations of the experiment give a solid framework for
reﬁnement and implementation. Hardware designers are typically free to explore design
variants within the limits of the original speciﬁcations. However, speciﬁcations might not
always be given in hardware-terms, complicating proper design-space deﬁnition.
During operation, new knowledge is gathered constantly by analyzing data and re-
lating it with operating conditions and particle physics model's predictions. New insights
allow for reﬁnement of models. Deeper understanding will allow tuning of respective parts
of the experiment to achieve improved measurements.
Bearing the aforementioned facts in mind, algorithms performed in programmable logic
(expressed using HDLs) are of very high interest because programmable logic is often
the stage nearest to the detector, where modiﬁcations are feasible during operation (i.e.
they do not require replacement of hardware but can be performed by reconﬁguretion).
Algorithms performed in hardware need however to be designed with very much care,
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because operations found early in the signal chain (implemented in programmable logic) are
usually lossy, i.e. they deﬁne what data will be available oﬀ line for further investigations.
Hence unsatisfactory performance of algorithms in programmable can not be compensated
for at later stages of data processing. (In contrast to oﬀ-line processing, where stored data
can be processed multiple times, using diﬀerent algorithms.)
Any programmable logic device needs a conﬁguration bitstream, which actually imple-
ments the required functionality when sent to the FPGA. Generation of such a conﬁgu-
ration bitstream is the task of a synthesizer. The industry-standard input to synthesizers
are circuit descriptions in either the VHDL or Verilog HDL. The typical level of hardware
abstraction supported for logic synthesis is register-transfer level (RTL).
Describing glue-logic at RTL is easy, as it matches the problem's native level of descrip-
tion. Modeling signal processing algorithms at RTL is however neither easy nor intuitive,
as descriptions of much higher abstraction are typically employed for algorithm design and
evaluation (e.g. mathematical notation). Generation of conﬁgurations for programmable
logic devices requires however a circuit description in a HDL (RTL being the industry
standard layer of abstraction). Strategies for mapping algorithms into HDLs (e.g.
mathematical notation into RTL) are therefore of vital interest to hardware designs in HEP.
Mapping models of higher abstraction than RTL into hardware is often called higher-level
synthesis.
Designing algorithms for high-energy physics experiments (especially in data acqui-
sition) often requires trade oﬀs between many factors, some of them from very distinct
areas (particle physics, solid state physics, Monte-Carlo simulations, analogue electronics,
digital electronics, .. ). Optimization of designs therefore means relating a design with
results from simulations spanning a wide range of domains and potentially very diﬀerent
simulation environments. Hence the quality of a design is directly related to the number
of relevant simulation environments for which simulation models can be provided. Such
models can either be generated manually, or derived automatically. Simulation environ-
ments to be served could for example include numerical analysis systems like Root for
statistical performance analysis, as well as custom-built C++ frameworks like Gaudi for
physics simulation or tools for modelling of network traﬃc.
The more models circulate for a given design, the more important it is to guarantee
coherence of models. Manual construction of models with identical functionality is ex-
tremely error-prone. It becomes also very laborious as modiﬁcations to one model have to
be propagated manually to other models. The more models are in use and the more likely
modiﬁcations to the hardware model are, the more emphasis should be put on automatic
generation of simulation models.
Automatic generation of simulation models for a diverse range of simulation
environments is therefore vital to evaluation of hardware designs in HEP.
In the former paragraph coherence of models was demanded. This is a major issue with
manual model construction. But even if models are derived automatically, there should be
tools to cross-check that models which are expected to be identical actually are identical.
This can be achieved by formal proof of identity or by comparing output stimulated by
an adequate stimulus. The larger a design and the more frequent changes to it, the more
an automated test environment is necessary. As HEP design's complexity is growing and
changes on short notice have been identiﬁed as an important attribute of HEP designs,
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veriﬁcation (comparing implementation against their speciﬁcation, crosschecking derived
models) is a major issue in HEP design.
HEP experiments usually require huge amounts of data to be processed in ﬁxed time.
This leads to high-throughput solutions, often only achievable using programmable logic.
The complex data structure (multiple sub detectors) and patterns (particle trajectories)
require advanced algorithms to separate physics events from noise.
If these algorithms need to change, designers are in need of circuit models which can
be modiﬁed to follow suggested or required changes. This requires a much more responsive
design process than in conventional design ﬂows. There are two speciﬁc situations in HEP
experiments causing substantial changes to circuit models:
• The design of hardware for HEP experiments often relies on extensive assumptions
and simulations. If a model is ﬂexible enough to follow shifting needs in the experi-
ment's initial design phase, it can give substantial feedback on costs and beneﬁts
of diﬀerent design variations. If however the model is too static to allow eﬃcient
evaluation of design variations, it can not contribute to the decision process and the
ﬁnal layout of the experiment might be suboptimal from a hardware design point of
view.
• Requirements to an algorithm might change substantially during operation. While
the initial design is usually embracing a more conservative perspective, researchers try
to refocus the detectors, once correct operation is conﬁrmed and operation experience
increases. New discoveries or not matched predictions can trigger a major shift
compared to the original intention.
Especially new discoveries (for which HEP experiments are built, after all) can occur
multiple times during the lifetime of an experiment.
The ability and speed of a circuit model to respond to changes in the mathematical
algorithm it implements considerably deﬁnes the responsiveness of a HEP experiment to
new knowledge.
How can a model increase responsiveness to unpredictable changes? In using a suitable
notation, expressing a design in generic terms where changes are most probable. Typical
HDLs often require explicit speciﬁcation of bitwidths. If a signal is expected to change its
bitwidth frequently, a more suitable expression would be to keep the bitwidth generic. If
the signal represents a ﬁxed-point number, it would be wise to use a suitable data type,
deﬁned by precision and range.
Providing matching semantics for a given application domain is known as domain
speciﬁcity in the design of domain-speciﬁc languages. Therefore what is required to
provide ﬂexible circuit models in terms of HEP design parameters are HDLs with a high
domain speciﬁcity with regard to HEP and the respective algorithms implemented.
The level of abstraction provided by current HDLs and related tools does not allow a
succinct description in terms of relevant design parameters. Small changes to an algorithm
from a physicist's point of view can potentially trigger a major change in the most abstract
HDL model available.
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3.3 HEP-speciﬁc Electronics Design Automation Requirements
In section 3.2 we have identiﬁed four factors prominent to DSP-related designs in high-
energy physics (mapping algorithms into HDLs, providing custom simulation models, veriﬁ-
cation, domain speciﬁcity). In the following, we will contrast these factors with other appli-
cation domains and with current state of the art in Electronics Design Automation (EDA).
We will show which problems HEP designs share with other application domains and which
ones are speciﬁc to HEP.
Mapping algorithms into HDLs is a common goal of all users of programmable logic for
DSPing. There are many attempts to provide a consistent design ﬂow from more abstract
algorithmic descriptions to HDLs. Most prominent are currently C-based approaches which
extract circuit descriptions from untimed C-code [Men07; Cel04a; GDG04; Syn07]. No
generally accepted solution to this problem have evolved yet however.
It is generally understood, that veriﬁcation of designs (comparing an actual implemen-
tation with the original speciﬁcation) is one of the most challenging task in circuit design.
Providing support for veriﬁcation is therefore a common goal to all users of programmable
logic. Recent developments include availability of assertion-based veriﬁcation through in-
tegration of the Property Speciﬁcation Language (PSL) in most digital electronics design
tools [FMW05] and adoption of PSL as an IEEE standard [Psl].
Today, the use of PSL is often limited to adding assertions or properties to an already
existing (and functional) RTL model. This results in redundant speciﬁcation (the RTL
design intention is reproduced in the PSL commands). The PROSYD project (http:
//www.prosyd.org/), sponsored by the European Union in 2004-2006 aims at providing a
consistent tool ﬂow for property-based system design. Property-based system design means
using a set of higher-level properties as the golden reference model, deriving hardware
implementation, tests and simulation models from it.
Providing models to diﬀerent simulation environments is a requirement more special
to high-energy physics. This is a consequence of the ratio between the size of the overall
simulated system and the DSPing functionality in it. This ratio is especially high in HEP
i.e. DSPing in programmable logic tends to be only a small part of the overall system.
Most data analysis tools in HEP are custom-built or highly customized standard software
packages. Clearly, support for these HEP-speciﬁc tools is lacking in tools aiming at general
hardware design.
While some tools allow generation of executable models from HDL models (mostly
expressed in C), no commercial tool we are aware of allows direct access to the code
generation process. Therefore, adapting executable models to the requirements of a speciﬁc
simulation environment is a laborious, in the case of closed source unfeasible, task.
Domain speciﬁcity of models: In most digital systems, programmable logic helps to
implement a well-speciﬁed functionality (top-down design approach). Typically, the more
ﬂexibility is required from a solution, the more likely it is to be implemented in software
(where changes are easier and less costly). While this design trade-oﬀ certainly applies to
HEP designs as well, the importance of speciﬁc factors might deviate considerably when
compared to their respective importance in other application domains. Potentially, this
leads to more complex algorithms being implemented in programmable logic. This in turn
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leads to HEP hardware designs spearheading development and being ahead of required
tool support.
The requirement to adapt to new knowledge at short notice is prominent in HEP de-
signs. The combination of complex algorithms and the need to follow high-level changes
to the algorithm requires a domain speciﬁcity of circuit models unmatched by other appli-
cation domains.
3.4 Review of Selected Designs
As outlined above, FPGAs are a viable platform for implementation of DSPing algorithms.
This section will give examples of existing designs in HEP using FPGAs for advanced
DSPing. We deﬁne advanced DSPing by the eﬀort required to implement the DSPing-
part of the design, compared to the general design eﬀort for the respective FPGA. If either
the estimated design eﬀort exceeds about 30%, or if the DSPing-part is foreseen to change
over the system's lifetime, we will consider the system.
Due to the sheer amount of electronic designs in HEP and the widespread literature,
such a list can only represent an arbitrary sample. The sample given is certainly biased
toward systems developed at CERN and being related to the large-hadron collider (LHC).
It should however be generic enough to demonstrate scale of current systems, typical design
approaches and identiﬁed deﬁciencies thereof.
Each system will be characterised by the following data:
• Brand and type of FPGAs used
• FPGAs per board
We will only mention FPGAs related to DSPing functionality. Often further FPGAs
can be found on-board, implementing interfaces or other low-level functionality.
• Identical boards in parallel use
• Logic resources used, clock frequency
• typical input/output data rate
One has to distinguish between the maximum data rate deﬁned by the interface and
the actual data rate used by the application. Especially when low latency is an issue,
systems tend to feature very fast interfaces, but use only a fraction of the available
bandwidth. To estimate available bandwidth for future upgrades, it is of interest to
know both. Where available, we will therefore give both ﬁgures.
• primary task
• chosen design ﬂow
Generally we can distinguish HEP systems for DAQ and for (beam) control.
In DAQ, the main task is data reduction to handle the excessive amount of data col-
lected by sub-detectors and to extract events of interest (physics events). Extensive in-
put bandwidth, high throughput, on-board multi-channel processing and multiple boards
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working in parallel are characteristic for this application. DAQ systems usually consist
of a number of cascaded trigger levels. The lowest level receives unﬁltered data and tries
to come to a decision in very little time by considering data only from certain regions of
interest. Data identiﬁed as belonging to a physics event is passed on to the next higher
level, all other data is rejected.
In Beam Control, the signal processing is part of a control loop. Low latency is key.
Systems are usually much smaller in terms of bandwidth and boards, but algorithms tend
to be more advanced and tuned more toward fast results (low latency) than for parallel
processing.
LHCb vertex locator zero suppression
The LHCb VErtex LOcator (VELO) provides precise track coordinates close to the in-
teraction region of LHCb, one of the four experiments installed at the LHC. The VELO
is based on silicon strip sensors. Two semicircular sensors with 2048 azimuthal or radial
strips respectively form a module, of which 50 are positioned along the beam axis (2 x
2048 x 50 = 204800 strips in total).
All strips are read out in parallel with the LHC collision rate of 40.08MHz and stored
in analogue memory. From there data is transmitted via twisted-pair cables to the LHCb
DAQ interface board (TELL1) upon reception of a trigger signal (not exceeding 1.1MHz
in average).
At each event, only a low percentage of channels will carry interesting information.
Data volume of events can therefore be reduced signiﬁcantly by zero suppression (removing
noisy channels void of physics information).
The TELL1 digitizes incoming data and performs Digital Signal Processing (DSPing),
speciﬁcally pedestal subtraction, common mode correction, zero suppression and data for-
matting. For reasons of performance and ﬂexibility, all DSPing is implemented in FPGAs.
The TELL1 is the common LHCb DAQ interface board [Hae06]. It is not only used
by VELO, but by most sub detectors of LHCb. There are a total of almost 300 TELL1
boards installed at the LHCb cavern. The input stage is realized by mezzanine boards
for either analogue (twisted pair) or digital (12-way optical ﬁbers) data. The analogue
version as used by VELO provides a total user bandwidth of 25.6Gbps per TELL1. The
incoming, digitized data stream is processed in parallel by four preprocessing (PP)-FPGAs
(Altera Stratix 1S25), each accompanied by 96MB local DDR SDRAM. A ﬁfth FPGA
(Altera Stratix 1S25) collects the processed data from the PP-FPGAS and formats it for
transmission to a dedicated PC-farm via GigabitEthernet.
The TELL1 comes with a VHDL framework, providing basic functionality, which can be
extended by the respective subdetectors to adapt signal processing to their needs. Design
entry is based on VHDL and schematic capture using MentorGraphics HDL Designer.
The TELL1 framework provides also test and monitoring features like in-system data
generators and access to on-board RAM and register. There is as well a full suite of
C++-models for the basic algorithms provided.
To ease keeping C++ simulation models synchronized with the hardware implemen-
tation, an approach deriving both models from one common source has been investigated
[MS06] (see also chapter 5.2). The eﬀort was however started too late and will not be used
in the system due to be ready for the ﬁrst LHC beam end of 2007.
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Figure 3.1: TELL1 with optical and analogue receiver cards to the left (courtesy of Guido
Haefeli)
LHC Beam Loss Monitoring processing module
The Large Hadron Collider (LHC) beam loss monitor [Hol05] (BLM) is an important
part of the LHC machine protection and quench prevention. Each turn, beam energy is
measured by 4000 ionization chambers. Data is collected by 650 data acquisition cards
located in the LHC tunnel. From the tunnel, data is transmitted via optical links to the
surface where turn-by-turn energy and variations thereof are calculated in real-time. The
combination of high- and low-precision measurements, calculation of total beam energy,
loss patterns and checking against given tolerance curves is performed in programmable
logic [Zam06] on the BLM processing module.
The main motivation for putting this functionality into FPGAs as quoted in [Hol05]
was: meeting demanding timing requirements, ﬂexibility with regard to future upgrades
or changing system speciﬁcations.
The BLM processing module is a VME card named DAB64x [Deh06] (see ﬁgure 3.2).
The distributed processing system consists of about 350 boards, each carrying one Altera
Stratix EP1S40 FPGA, 1MB Flash and 3x2MB SRAM. The current design requires almost
all logic resources available (97% logic element usage).
Each DAB64x board carries a BLM mezzanine card featuring four optical gigabit link
receivers providing low-latency communication with the cavern. While the theoretical
maximum input bandwidth is 4 x 800Mbps = 3,125Gbps, only a small fraction (320bit x
25kHz = 8Mbps) is actually used. The BLM is a security control system, intervening only
if the beam is lost, therefore no continuous output data stream is necessary and the output
bandwidth is negligible (a VME PC reads data with 1Hz for monitoring).
The chosen design methodology is mostly VHDL at lower level and schematic capture
at higher level. One design issue speciﬁcally mentioned in [Zam06] and not supported by
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Figure 3.2: Beam Loss Monitor Processing Module (DAB64x) with mezzanine board
[Deh06].
tools is the optimization of memory resource usage (requiring resource sharing between
diﬀerent building blocks).
The FPGA conﬁguration is expected to change rather frequently and major updates
have already been realised.
LEIR low-level radio frequency system
The CERN Low Energy Ion Ring (LEIR) low-level radio frequency (LLRF) system is a fully
digital beam control system. Commissioning took place in 2006 with prior tests performed
in the PS Booster accelerator using a scaled-down system.
The very task of a LLRF system is control of the cavities RF voltage to provide a stable
beam and requested acceleration. Due to the very low latency imminent to this control
task, LLRF systems were typically implemented in analogue electronics until recently.
Today, advances in digital technology allow fully digital LLRF systems [Ang06]. The most
prominent advantages of digital LLRF systems are: reconﬁgurability without hardware
intervention, multi-user operation (parameters on per-user basis), reproducibility, absence
of drifts caused by analogue devices and the ease with which built-in diagnostics can be
implemented.
The LEIR LLRF system achieves the required speed and ﬂexibility by using both
FPGAs and DSPs. The FPGAs act as fast pre- or co-processors, providing processed data
to real-time loops running on the DSPs.
The system used for the 2004 test [Ang05a] comprises one DSP carrier board carrying
three daughter cards, namely:
1. DDC: a four-channels, two-sites Digital Down Converter, performing digitisation,
low-pass ﬁltering and decimation of analogue signals. Originally a commercial chip
(Intersil ISL5216 DDC chip) was foreseen to provide the required functionality.
Due to a phase discontinuity discovered in the prototype design, this approach was
dropped and all relevant functionality was implemented in a FPGA.
2. MDDS: a one-site Master Direct Digital Synthesiser, generating, under DSP control,
a high-frequency analogue clock signal from a 100-MHz clock reference;
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3. SDDS: a one-channel, one site Slave Direct Digital Synthesiser, generating, under
DSP control, an analogue signal from the MDDS-generated clock reference. This
board features an Altera Flex FPGA. Two look-up tables allow fast calculation of
sine- and cosine functions to convert I/Q data.
Figure 3.3: LEIR DLLRF DSP board equipped with daughter boards (picture taken from
[Ang05b])
The carrier board is a 6U VME board. The used DSP is an Analog Devices ADSP-
21160. All daughter cards and the carrier board itself feature one FPGA each.
The system has been developed in cooperation with Brookhaven National Laboratory,
Upton, USA where it is used for control of the AGS Booster accelerator. The system
is foreseen to be employed to diﬀerent accelerators at CERN (LEIR, PSB, PS and AD),
resulting in more uniform hardware and improved focus of further development.
An important problem requiring further attention is the limited availability of low-
latency communication links between DSPs (limiting available computing power for low-
latency applications).
CMS Endcap Preshower Data Concentrator Card
The Compact Muon Solenoid (CMS) is one of the four LHC experiments. CMS' Endcap
Preshower (ES) sub-detector comprises 4288 silicon sensors, each containing 32 strips.
The signals from each strip are ampliﬁed, shaped, sampled every 25ns and stored in
an analogue memory. On reception of a trigger (max. trigger frequency 100kHz), three
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consecutive samples per strip are digitized, formatted and sent via optical links to the ES
data concentrator cards (ES-DCC) located in the counting room.
The task of the ES-DCC is to receive data from up to 36 optical links, to verify data
integrity and to perform on-line data reduction [Bar06; MSV06]. The bandwidth required
is typically reduced by a factor of 20. The steps performed to achieve data reduction are:
pedestal removal, channel calibration, common mode rejection and zero suppression.
The ES system contains approximately 40 ES-DCCs. The ES-DCC is a 9U VME board,
equipped with 7 FPGAs:
• 3 Reduction FPGAs performing de-serialization of 12 incoming data streams each
and subsequent data reduction. The functionality of all three FPGAs is identical,
providing suﬃcient resources for parallel processing of data from 3x12 optical ﬁbers.
• 3 Spy FPGAs to provide on-line monitoring services via the VME bus. Each FPGA
has direct access to 3x18MB local static RAM. The FPGAs are less powerful than
the reduction FPGAs (Altera Cyclone)
• 1 Merger FPGA collecting resulting data streams from the three reduction FPGAs
and formatting of them.
Figure 3.4: CMS Endcap Preshower data concentrator card (ES-DCC), equipped with
three OptoRx12 receiver/processing modules (picture taken from [Bar06])
The reduction FPGAs are actually mounted on a small carrier board each, the OptoRx-
12, providing a modular and ﬂexible system [VR06]. The same module is used (and was
developed in cooperation with) the TOTEM experiment. The OptoRx-12 can be equipped
with either of two devices from the Altera Stratix GX family: 1SGX25 or 1SGX40. The
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decisive factor for choosing the type of FPGAs used was the extensive number of distributed
on-chip memories (1SGX25: 224 512bit blocks, 138 4kbit blocks, 2 512kbit blocks) allowing
implementation of multi-channel processing [VR06].
The theoretical input bandwidth of the ES-DCC is 36 x 800Mbps = 28.1Gbps, the
actually used data rate at maximum trigger frequency is 600byte x 36ﬁbers x 100kHz =
16.8Gbps. The processed data is sent to the CMS data acquisition system via SLink,
providing a bandwidth of 200MBps.
ALICE HLT pattern recognition
ALICE is one of the four LHC experiments. The central detector of ALICE is the Time
Projection Chamber (TPC). It consist of about 600 000 detector channels, resulting in
a worst-case data rate of 75MB per event. The given bandwidth to permanent storage
is 1.25GB/s, enabling storage of about 20 events/s. The High Level Trigger (HLT), a
massive-parallel computing system, has been designed to perform
• real-time pattern recognition for on-line event selection and
• real-time data compression of selected events to increase data storage eﬃciency.
Figure 3.5: Prototype of the ALICE High-Level Trigger Read-Out Receiver Card [Gra03]
The TPC is divided into 36 sectors, consisisting of 6 subsectors each. The data from
each subsector is read out and send via optical link to the reception nodes of the HLT, called
HLT ReadOut Receiver Cards (HLT-RORC, see ﬁgure 3.5). Each HLT-RORC features an
FPGA co-processor to support data-intensive local tasks of the HLT pattern recognition
algorithms [Gra03].
ATLAS Level2 Transition Radiation Detector (TRT)
ATLAS is one of the four LHC experiments. The ATLAS Transition Radiation Detector
(TRT) uses straw tubes as sensing elements. It consists of a central barrel part (52 544
straws parallel to the beam axis) and two end-caps (319 488 radial straws). The information
of all straws provides a two-dimensional position measurement for all particle tracks within
the acceptance of the detector. Regions of interest can be identiﬁed by searching local
neighbourhoods only. For further selection, an unguided track search in the full TRT data
set is necessary.
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An algorithm for identiﬁcation of tracks in the full data set, the TRT-LUT, is described
in [Bai99]. It uses the Hough transform to reduce the search space. As the interaction
point is known to be contained in each track, the transform for each position in the detector
volume can be precalculated. A histogram is ﬁlled with the transformed hit data. Track
detection can subsequently be reduced to ﬁnding maxima in the ﬁlled histogram.
Khomich et al. [Kho06] have evaluated achievable speed-up of a hybrid CPU/FPGA
implementation in comparison to a CPU-only implementation. The algorithm was imple-
mented in C++ and proﬁled. The most time consuming tasks were identiﬁed and manually
reimplemented in VHDL.
For evaluation of the synthesized VHDL model the MPRACE board (Multi-Purpose
Reconﬁgurable Accelerator/Computing Engine) developed by the University of Mannheim
was used. MPRACE is a 64bit/66MHz PCI card featuring a Xilinx VirtexII FPGA.
Only the initial track ﬁnding was implemented in VHDL and synthesized for MPRACE.
Thresholding, maximum ﬁnding and further tasks were executed on the CPU. The imple-
mentation required all of the VirtexII memory internal blocks (plus an external 9MB SRAM
memory) and about 80% of the FPGA's logic resources.
There were two approaches pursued to allow integration of the circuit models into the
existing ATLAS simulation framework:
1. Interfacing to a VHDL simulator through its programming language interface (PLI).
This approach was not investigated further due to the ATLAS decision not to use
custom hardware.
2. Using SystemC as modelling language. While it would have allowed easier integration
into the simulation environment, the lack of SystemC synthesis support has rendered
this option unattractive.
The reported speed-up is about 3 for the entire application. Higher speed-ups are
expected with faster FPGAs and wider memory busses. While the project has proven the
principal feasibility, ATLAS has decided not to use custom hardware in the Level2 Trigger.
Therefore this hardware will not be installed in the ATLAS experiment.
Summary
The reviewed designs all implement DSPing functionality on FPGAs (this was the selection
criteria).
Except for one, all designs are ﬁnal designs to be integrated into HEP experiments.
Therefore they serve well to document the current state of the art in advanced HEP DSPing
designs and to extract respective design needs. They do reﬂect real engineering experience
rather than projected technology usage.
The designs' relevance to the success of the respective experiments is important, sup-
porting the claim that DSPing on programmable logic plays a vital role in current HEP
experiments. The number and size of the boards, the complexity of the algorithms to be
implemented and the amount of ﬁrmware to be produced shows that considerable resources
(money and manpower) had to be assigned to the respective projects. We can therefore
conclude that a non-negligible part of HEP experiment budgets is bound by DSPing designs
on programmable logic.
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All designs use VHSIC Hardware Description Language (VHDL) for circuit speciﬁcation
(i.e. FPGA conﬁguration bitstreams are generated by synthesizers taking VHDL models
as input). While VHDL is not the only HDL available for circuit speciﬁcation, it is clearly
the language of choice in the reviewed designs. Consequently it is a valid assumption that
any HDL extension needs to be compared to VHDL when investigating its potential impact
on current design ﬂows and eﬃciency.
If cycle-accurate models were provided, they were maintained by hand. It is acknowl-
edged by designers (while not frequently mentioned in publications) that providing suitable
simulation models and keeping them synchronized with the hardware implementation is
one of the main concerns and also requires signiﬁcant (often originally not foreseen) man-
power. This supports the claim that automatic generation of cycle-accurate simulation
models is a major need of HEP designs, not met by the current design ﬂow.
Typical clock frequencies achieved are in the range of 80-120 MHz. This is about the
common frequency range achievable with current FPGA technology without major tweak-
ing of VHDL models. To exploit higher clock frequencies (theoretically current FPGAs
can achieve up to about 250MHz), the eﬀort of required model optimization increases
disproportionate.
This fact is important in view of the LHC collision frequency of 40.08MHz. Current
designs therefore allow one (40MHZ) to three (120MHz) sequential operations between
collisions. Higher requirements to future LHC designs therefore can hardly be met by
increasing the clock speed. At least not without either investing more time in optimizing
models or changing the design methodology. The logical consequence is that designs need
to further exploit either parallelism or pipelined architectures. All options show a need to
considerable intervention to the original models. It is likely that many challenged hardware
models will be rewritten from scratch if increased computing power is demanded. This
might provide an option to experiment with new hardware design methodologies.
In all designs, resource usage of FPGAs is high (∼80%). FPGA place and route tools
typically fail or become very slow if FPGA resource usage is above ∼80%. This supports
the claim that the complexity of HEP designs challenges current technology. At such
high resource-usage and speed levels (see above) having direct control over implementation
details at RTL becomes important to achieve working designs in case automated procedures
fail. This clearly contradicts the need of succinct high-level models required to model the
complex mathematical algorithms in suitable terms.
Very limited information is given on possible design trade-oﬀs and if or how they were
evaluated. Usually all design decisions have been taken using a preliminary C/C++ model.
No publication reports on a feedback from the HDL design to the physics performance. All
publications give the impression that the VHDL model is a static implementation. Possibly
the genericity of hardware models is seen as being of little interest such that respective
data is not reported in publications.
Chapter 4
An Improved HEP Hardware Design
Process
In section 3.2 we have identiﬁed four key issues for design of High-Energy Physics (HEP)
Digital Signal Processing (DSPing) on programmable logic (mapping algorithms into Hard-
ware Description Languages (HDLs), veriﬁcation, custom simulation models, domain speci-
ﬁcity). We have argued in section 3.3 that the third and fourth factor are of crucial im-
portance to HEP designs while of less interest to other application domains. Therefore
they can be considered HEP-speciﬁc Electronics Design Automation (EDA) needs. In the
following we will outline how these speciﬁc EDA needs (custom simulation models and
domain speciﬁcity) could be met by modiﬁcations to
• the hardware design process,
• the way HDLs are designed,
• type and implementation of HDL features.
4.1 Custom Simulation Models
Hardware Design Process
To satisfy the need for custom simulation models, the design process should be such that
models for relevant simulation environments can be provided for each stage of modelling in
digital design. To guarantee coherence of models and to allow for fast turn-around times,
generation of respective models needs to be automated. It is not possible to specify exactly
what "relevant HEP simulation environments" are. A generic approach to support a range
of simulation environments and to add support for future environments is therefore crucial.
Custom simulation models are perfectly in line with the V-model, requiring test of the
speciﬁed functionality at each level of abstraction. Each test requires a suitable model to
be connected with the respective test environment. Actually the lack of suitable support
in current tools can be considered a poor implementation of the V-model.
From a HW/SW-Codesign point of view, the importance of custom simulation mod-
els for hardware designs is somewhat lower-ranking with regard to the central issue of
47
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HW/SW-partitioning. HW/SW-Cosimulation however deals with the question of how to
simulate models comprising functionality to be mapped into hardware and software respec-
tively. If Cosimulation is used for evaluation of cost functions requiring speciﬁc simulation
environments, the situation is comparable to the one we describe. Custom simulation
models for hardware designs are therefore a subproblem of HW/SW-Codesign.
Figure 4.1: Design Flow for System-on-Chips (SoCs)
HDL Design
From a computer science point of view, generating custom simulation models from a given
hardware speciﬁcation is cross-compiling (generating executable code for targets diﬀerent
than the host platform). Most EDA tools targeting FPGAs are actually cross-compilers, as
they usually support at least two targets (FPGAs for implementation and CPUs for simu-
lation). Because of the complexity of current HDLs, highly specialized tools have evolved
targeting either hardware (HDL Synthesizer) or software (HDL Simulator). Integrated
Development Environment (IDE) only combine these tools to make them more accessible
to the user.
Most current simulators read in HDL models, transform them into native code for
the host platform (PC or Workstation) and feed input stimuli to these fast, executable
models. Theoretically, custom simulation models could be derived by suitable changes
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to the HDL simulator's code transformation module. These module's are however at the
core of HDL simulator manufacturer's business models and therefore undisclosed and also
highly customized to meet the needs of the speciﬁc product.
What is needed to make generation of custom simulation models feasible, are accessible
transformation modules of HDL simulators. To reduce the eﬀort required for modiﬁcations,
these modules should be as simple as possible. This can be achieved by well-speciﬁed,
reduced-scope HDLs. This is opposing the approach followed by VHDL which supports a
wide range of domains and features very verbose syntax, making construction of tools very
expensive.
What is needed therefore to allow implementation of generators for custom simulation
models is an existing, accessible HDL simulator whose code transformation module is




The V-model suggests stepwise reﬁnement of models. A modelling language spans a design
space in which a model can be transformed. Usually the accompanying tools provide means
to facilitate the respective (manual, user-guided or automatic) transformations.
Each step in the V-model comprises the relevant models at a given level of abstraction.
Ideally, one model should fully specify the design at a given level of abstraction.
A domain-speciﬁc HDL increases the levels of abstraction at which the model can be
used. Therefore a HDL with increased domain-speciﬁcity allows covering several steps in
the V-model with the same model.
HDL Design
General-purpose programming languages usually have a long lead-time till new features
are integrated into the language. This is even more true for HDLs. While in general-
purpose programming languages extensive analysis of existing designs can be performed
by language designers, in domain-speciﬁc languages the task is usually much more ad-
hoc and carried out by users. Domain experts (users of domain speciﬁc-languages) can
give qualiﬁed feedback on what features suit best the needs of their applications. They
usually lack however the knowledge on how to integrate suggested features in a language. If
however the user-base for a language is small and/or the commercial interest in customizing
it is low, the task stays with the domain experts rather than being passed on to language
designers.
Any language platform providing means for easy extension by users will beneﬁt from
increased feedback. This is crucial for domain-speciﬁc languages and even more impor-
tant where the domain can not be clearly deﬁned (and features therefore not foreseen in
advance), as is the case in HEP.
To enable domain-speciﬁc HDLs for HEP it is therefore mandatory to provide a working
general-purpose HDL which is easily extendable.
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Two important concepts to facilitate implementation of unforeseen language features
are multi-stage processing and type inference.
Extendability
The literature on domain-speciﬁc languages knows several implementation patterns for
DSLs [MHS05](see also section 2.3). While DSL implementation is usually a task performed
only once, some of the DSL implementation patterns are also suitable to keep the resulting
language permanently open to further extensions.
Embedding refers to extending an existing language by deﬁning new abstract data
types and operators. The applicability of resulting extensions heavily depends on the
user-deﬁnable operator syntax and type system provided by the host language.
Embedding is most useful if host language notation and domain notation share common
properties (e.g. if both use inﬁx notation for arithmetic operators) and if the type system
suits the target domain (dynamic typing will be of little help when targeting hardware).
If embedding is not ﬂexible enough to accomodate the domain-speciﬁc extensions, ex-
tending the language implementation or using a pre-processor allow for concepts and syntax
not foreseen in the host language.
Extending the language implementation is the most powerful option but it is also known
that compilers are particularly hard to extend [MHS05, p.330]. If however the compiler has
been designed with extension in mind, interfacing domain-speciﬁc extensions can become
easier. Kiczales and des Rivières [Kd91] have suggested the metaobject protocol, an object-
oriented interface for speciﬁcation of language extensions and transformations (used by the
Common Lisp object system (CLOS)).
Pre-processors can help to add speciﬁc notation to a language and are also powerful in
adding ﬂexibility to originally static language constructs (see e.g. C++ templates). The
drawback of a pre-processor is that debugging can become very diﬃcult as the functionality
lies outside the scope of the compiler.
To provide a HDL which enables addition of domain-speciﬁc features not foreseen at
language design and by non-experts (i.e. domain experts rather than language design
eperts) in an eﬃcient manner, a HDL is required, featuring
• a versatile type system
• powerful user-deﬁnable operator syntax and
• deﬁned interfaces to access the compiler implementation in case the former two op-
tions are not suﬃcient.
Multi-stage processing
HDLs have to describe circuits unambiguously. Either because they are used for modelling
or for synthesizing of a circuit. As a hardware design is static (excluding run-time recon-
ﬁgurable systems from our observations) HDLs are necessarily statically typed languages
(i.e. the type of each symbol is known at compile time).
HEP requires however ﬂexible models for evaluation of design variations. This ﬂexibility
is contradictory to the level of detail typically required for circuit descriptions and to
compile-time type checking.
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A good example for this dilemma is the VHDL requirement of locally static range
bounds. Locally-static expressions are expressions whose value can be evaluated at analy-
sis of the respective design unit1 [IEE02, p.113], i.e there is no inter-unit dependency to be
resolved. This works well if parameters are directly speciﬁed by local or global constants,
but it fails if a more elaborate rule is required to evaluate the expression. One consequence
is that in VHDL it is impossible for an instantiation of a function to calculate any of its
own input- or output-signal's types (or parts thereof) as this would require combined eval-
uation of the function's declaration and body (implementation). VHDL language design
trades model ﬂexibility against implementation complexity (see [LMR94] for a discussion
on implementation complexity of speciﬁc VHDL features).
Possibilities to allow more ﬂexible models, yet assure a high level of detail and static
types arise when a model is processed in multiple steps. Basic implementations of multi-
step processing are macros and preprocessors. More advanced features are provided by
multi-pass compilers, i.e. a compiler which processes the code (or resulting internal repre-
sentation) multiple times, building each time upon the preceding result. Languages which
build explicitly upon the features requiring multi-pass compilers are called multi-stage
languages [Tah99].
If specialized languages exist, serving well a speciﬁc sub domain, it can be useful to use
generative programming to produce output in the given language for speciﬁc targets. This
also allows to rely on existing tools for the used language. VHDL for example serves very
well the purpose of hardware synthesis and there is an unmatched range of high-quality
tools available.
To enable ﬂexible yet detailed models, some kind of multi-stage HDL is required, pro-
viding means for predictable design variations at diﬀerent levels of detail.
To take advantage of existing tools, to blend into existing design ﬂows and to mini-
mize work on reimplementations of already existing solutions, generative programming to
produce matching target models is required.
Type inference
"Type inference is the process of determining the types of expressions based on
the known types of some symbols that appear in them." [MA01, p.135]
Most low-level computer programming languages derive their basic data types from
features of the underlying computing platform. A typical example would be the integer
type in C which derives its range from the available bitwidth of the host system. This
is motivated by the fact, that the operand bitwidth is hardwired and deviation from it
provides no advantage in execution speed or resource usage.
In hardware design however, any single operand's implementation (including bitwidth,
but also encoding, wire length, ....) can (and should) be optimized. It is therefore favorable
to replace the inﬂexible type set of CDLs by a more ﬂexible family of types when designing
a HDL. One (negative) example is the VHDL bit_vector type, which can be instantiated
with a speciﬁc bit width. VHDL requires however explicit, locally static speciﬁcation
1A design unit in VHDL is either the declaration of an entity, conﬁguration or package, or the body of
an architecture or package
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of the bitwidth at declaration. This leads to very static and inﬂexible models. It also
leads to redundant information distributed all over the model's code which results in low
maintainability.
Type inference is the ability of a compiler to derive automatically type information for
a given symbol from a set of expressions, based on information from the types of already
resolved symbols. The ML programming language provides type inference. The types of
the small example fun inc (x) = x + 1; are resolved as follows: 1 is of type int in ML
(the real number would be written as 2.0). The operator + only allows combination of
same types (int and int or ﬂoat and ﬂoat). Therefore x must be of type int, too. As the
resulting type of an addition is speciﬁed to match the input types, the resulting type of
the function inc needs to be int. ML reports the result of the type inference procedure
as val inc = fn : int -> int (read as: inc is a function accepting an int as input and
returning a result of type int).
Type inference enables a coding style, where relevant information is only given once
and subsequently propagated through the model. It enforces integration of knowledge into
the language or model rather than translation of knowledge into hardware terms by the
designer.
Arithmetic operators for example can require the result to be of the same bit width as
the operands (accepting the situation of overﬂow) or to be of a bit width accommodating
the full range of possible results (range-guarding). If the respective bit width of operands
is speciﬁed by hand, it is diﬃcult for a designer (and impossible for a tool) to ﬁnd out if
a given expression actually implements the desired operation or is the result of a coding
error. Type inference requires speciﬁcation of the respective rule (how to calculate the
resulting bit width) and allows checking by both designers and tools.
The fact that relevant type information is given in a non-redundant manner enables
eﬃcient generation of design variations. In this respect, type inference is actually the
consequent extension of the well-known coding guideline to use constants for speciﬁcation
of values expected to change during a model's lifetime.
Type inference is therefore identiﬁed as a vital prerequisite to allow formulation of
ﬂexible, compact and maintainable HDL models.
No HDL in broad use today (VHDL, Verilog, SystemC, all C-like languages) provides
type inference, which greatly restricts ﬂexibility of models. One possible reason why type
inference has not penetrated HDLs yet might be the fact that it is typically a feature
of functional programming languages. Functional languages typically serve a community
very distinct from the hardware design community bound more towards imperative lan-
guages. There is however no technical reason restricting implementation of type inference
to functional languages [MA01, p.135].
Language Features
Domain-speciﬁc language features enable writing of models using a domain-speciﬁc nota-
tion rather than a target- (hardware-) speciﬁc one. It allows formulation of the model in
terms of the relevant design parameters rather than in terms of ﬁnal building blocks. This
leads to more generic models, which can be modiﬁed more easily.
Extracting domain-speciﬁc notations and matching them with feasible language exten-
sion is an iterative and diﬃcult process. It relies on domain-experts identifying shortcom-
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ings of current models and on compromise between domain-speciﬁcity and general language
design.
A major limitation in circuit models, implementing digital signal processing, is the fact
that most HDLs lack types corresponding to mathematical number sets.
The often encountered combination of a given set of n bits to form a natural number
of range 0 . . . 2n − 1 results in explicit coding of the required bitwidth. This contradicts
both mathematical intuition and good coding style (but has become common practice in
HDL coding).
A more appropriate approach are range-based arithmetic data types. Operators could
calculate the resulting range of their respective operation, given the operands' range. Such
data types would allow models where range information is only given where necessary
(inputs, speciﬁc intervention points). Changes to such models would be much easier and
less error-prone than multiple manual bitwidth speciﬁcation.
Rational numbers are important to most DSPing models, but typically lack support in
HDLs. HDL models usually map rational numbers into ﬁxed-point data types (if available,
in simple bitvectors otherwise), i.e. a bit vector where a given amount of bits is used to
represent the integer part and the fractional part of a signal respectively. For the two
parts, the same problems as for natural numbers apply. If taken together however, the
additional issue of correct binary point positioning after operations appears.
For modelling of arithmetic operations, a suitable ﬁxed-point data type is therefore
necessary. Such a data type would allow range- and precision-independent model formu-
lation. As precision information is available, varying precision scenarios could easily be
evaluated. See the following case study (section 5.3) for a more detailed explanation.
Models at register-transfer level require manual placement of registers (i.e. explicit
speciﬁcation of the combinational functions to be evaluated in one clock cycle). The
achievable clock frequency directly depends on the longest resulting path between two
registers. This in turn depends on the result of the routing algorithm which depends heavily
on type and size of a design. It is common that designs, running at a given frequency when
only a low percentage of a FPGA's logic resources are used, achieve a much lower frequency
when the percentage of used logic resources is high. This results in manual intervention
very late in the design process to reduce complexity of large combinational functions.
In most advanced designs (and especially in DSPing designs) manual speciﬁcation of
combinational functions to be evaluated in one clock cycle is of little interest. What is
important is that complexity of combinational logic between registers is well-balanced over
the whole design (to achieve maximum clock frequency) and that clock frequency tuning
interventions - if necessary - do not aﬀect arithmetic functionality.
A concept which enables such a scenario are pipelined signals, i.e. combinational func-
tions which are allowed to require more than one clock cycle. This allows writing of models
where throughput and latency can be guaranteed, but gives freedom to balance complexity
of combinational logic between registers.
Pipelined signals have been suggested by Zhao and Gajski [ZG05]. It is interesting to
note that they speciﬁcally state that while they see the need for such a language feature,
the could not locate a suitable HDL to embed it in.
FPGAs typically provide two types of storage elements: distributed single-bit memories
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and addressable memory blocks (of varying sizes). The former is ideally suited to implement
ﬁne-grained distributed architectures, but is very ineﬃcient from a logic-resource point of
view. The latter uses available chip area very eﬃciently, but requires sequential read and
write operations (in the case of dual-port RAM, they can be parallelized, but multiple
read/write cycles have to be performed sequentially). Optimization of memory resource
usage is a non-trivial task. It is also an optimization which highly depends on parameters
varying with modiﬁcations to an algorithm like bit width, number of samples processed,
number of parallel channels, interleaving, ... .
Current HDLs usually do not support automatic usage of memory blocks (also called
memory inference - automatic extraction of memory blocks from functional HDL code). To
date, memory blocks need to be instantiated by vendor-provided libraries. By instantiation,
full control over suitable selection of size, bitwidth and access pattern is oﬀ-loaded to the
designer. New versions of the IEEE VHDL RTL Synthesis standard [IEE04] improve
upon this situation by deﬁning coding templates for RAM inference. This however is just
portable RAM instantiation, omitting the vendor speciﬁc libraries.
While there are some attempts to improve memory inference from HDLs, their success
is necessarily limited because current HDLs make the respective code analysis extremely
diﬃcult.
Especially designs which do not need to access all local data simultaneously (complex
state machines, pipelined designs) and designs featuring identical memory access patterns
on distributed data sets (multi channel designs) can greatly beneﬁt from a working memory
optimization and inference scheme.
Weinhardt and Luk have shown rules for memory inference from software loops [WL99].
These rules apply - to some extent - also to generic HDL designs. A more complete overview
on memory optimization techniques for embedded systems was published by Panda et al.
[Pan01]. There is however no discussion how such optimizations could be supported by
suitable language features. So called single-assignment languages have shown that analysis
of memory usage can be greatly simpliﬁed.
Failsafe circuits are of paramount importance to radiation-exposed digital designs in
HEP because digital designs suﬀer from single-event upsets (SEUs) caused by ionizing
particles when traversing the integrated circuit. For state machines, one possible concept
is redundancy combined with voting. For data integrity, error-checking codes are often
employed. These measures are in principal decoupled from a circuit's primary functionality.
Hardware-centric modelling features require however mixture of the two, which results in
complex and diﬃcult to change models.
A language feature deﬁning blocks as redundant and failure-aware allows automatic
generation of multiple instances. It would allow automatic integration of failsafe-rules like
minimum block distance on the die, separate clocks, guard rings or frequent checks by
external watchdog circuits2.
Usually HDLs assume use of binary representation for natural numbers and use of
two's complement representation for integers. A more abstract range-based arithmetic data
type could allow selection of the underlying representation, including error-checking codes.
Checking for data integrity could then be added as separate operation or as automatic
2So called radiation-tolerant FPGAs feature circuits continuously comparing the FPGAs conﬁguration
with a Flash-based reference.
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feature.
Such failsafe language features would allow evaluation of design variations trading de-
sign size and clock frequency against robustness in the case of SEUs.
The suggested language features can certainly be supplemented by many more features
useful to HEP (and also to other domains). Suitable extensions need however be identiﬁed
in mutual discussion between hardware engineers and physicist.
4.3 On the Importance of Open-Source HDL Implementa-
tions
Open-source is often used synonymously to express free access to a project's source code
(in contrast to closed-source) and project's granting users the right to use and distribute
modiﬁed versions of the original project (in contrast to property rights remaining with
the original authors). Open source for EDA has been discussed recently by Sud et. al.
[SC05] and Carballo [Car05] with special emphasis of education and commercial intellectual
property respectively. We believe that fostering both aspects can help improving some tasks
in design of digital systems for HEP. In the following, we will motivate this believe and
identify the relevant stages and required tools in the design ﬂow.
A solid framework for development of DSPing designs in HEP is not yet available and
some special requirements suggest, that even future commercial tools might not match
speciﬁc HEP needs. It appears vital in such a phase of evolving design methodologies
to facilitate further research. This requires researchers to have access to source-code of
relevant tools. It seems therefore vital to the HEP community to support an open-source
approach in hardware design where needs can not be expected to be satisﬁed by future
standard tools.
VHDL and Verilog HDLs and accompanying silicon compilers (synthesizers) have reached
a level of standardization and quality of results which qualiﬁes them as best solution for the
last step in the design process (synthesizing hardware from a low-level RTL description).
SystemC has emerged as a viable solution for system simulation which designers in
HEP should take advantage of wherever possible.
Design abstraction and generation of custom models is however a weak point of cur-
rent tools. This is where HEP should look into open-source solutions and try to further
understanding of HEP-speciﬁc needs and possibilities to satisfy them.
It seems therefore important for future designs in HEP to support an open-source
approach in modelling languages which combine concise problem description and mapping
into digital hardware as well as into diﬀerent domain-speciﬁc simulation models.
Outlook
Models for functional veriﬁcation and processing of large data sets do generally not require
cycle accuracy. Simulation speed could therefore be increased tremendously by providing
untimed models from circuit descriptions. Usually untimed models are used for evalua-
tion and are later reﬁned to actual circuit descriptions. When using untimed models for
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functional veriﬁcation of circuit descriptions, however, it is vital, that the untimed models
are bit-accurate with respect to the hardware implementation. This is most important for
processing of large data sets, where results will be misleading if arithmetic functionality
is not identical. Therefore untimed functional models for veriﬁcation should be derived
automatically from circuit descriptions.
Interface design to allow seamless integration of models within their target environment
is a major task. Typically the interface is speciﬁed in RTL and recoded every time the
interface is used. The lack of of a formal speciﬁcation renders prooﬁng compliance with a
given set of interfaces often impossible.
A more general approach than RTL to provide generic interface descriptions could ease
integration and minimize errors. Transaction-level modelling might prove a very eﬃcient
vehicle for portable interface descriptions. Klingauf and Kunzel have shown how TLM-
based interface descriptions can eﬃciently be mapped into hardware [KG05].
For register-based control interfaces, a straightforward approach to increase documenta-
tion quality would be enabled by adoption of generic description schemes like the Register
Description Language [Goe06b]. Speciﬁcation of a set of registers in RDL (or similar lan-
guages) would allow automatic extraction of documentation, test protocols and circuit
description from one common model.
Chapter 5
Case Study: Language
Enhancements to the HDCaml HDL
The scientiﬁc contribution of this work lies within the more versatile modelling features and
custom simulation models fulﬁlling speciﬁc requirements of High-Energy Physics (HEP).
But above all it is the relative ease with which such features can be added to the base
implementation if the underlying domain-speciﬁc Hardware Description Language (HDL)
has a structure suitable for extension.
In chapter 2 HDLs and details on constructing DSLs were presented and discussed.
Chapter 3 related general requirements of hardware design with speciﬁc challenges in HEP.
Chapter 4 suggested an improved design process and required tools for HEP. This chapter
will demonstrate extensions to the HDCaml HDL, important to HEP. The existing litera-
ture will be presented and it will be shown that the implemented features are not available
in similar design environments today. Sample implementations will be presented and data
will be given showing the complexity of the respective extensions.
5.1 Selection of HDCaml as Host-language
It is our aim to suggest feasible extensions to HDLs (i.e. whose implementation requires
acceptable eﬀort), implementations and evaluation thereof. When selecting a host-language
we therefore put emphasis on suitable access to the language/compiler implementation
itself, enabling or facilitating implementation of planned extensions. This rules out any
closed-source HDL implementation.
To reduce both the initial learning curve and the eﬀort required for implementation
of speciﬁc language extension, a well modularized base implementation of low-complexity
is required. Functional languages have proved to be very eﬃcient for implementing com-
piler applications [MHS05]. Especially recursive data structures and eﬃcient tree traversal
functions reduce the implementation complexity of such applications. We therefore fo-
cused on functional implementations of HDLs very early on. While the language used for
implementation and the language to be designed are in principle unrelated, it is often the
case that the language used for implementation also aﬀects features in the language to be
designed. This is also true in the case of HDCaml, which inherits many powerful features
from its functional host language OCaml. Although functional languages are considered
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rather exotic tools in the hardware design domain, they provide very succinct formulation
of many hardware-related modelling issues.
Today, the dominant design strategy in high-performance hardware design is modelling
of functionality at RT level, allowing the designer tight control over resulting timing. While
higher levels of hardware abstraction potentially provide a better design-space exploration
and therefore better results in less time, the related tool eﬀort is important. While there
exist tools for speciﬁc application domains allowing design entry at higher levels of hard-
ware abstraction, they usually do not cover all needs of a design (as is the case at RTL).
Consequently they fragment even further the design process.
I have shown that HEP is an application domain featuring requirements partially out
of focus of the mainstream hardware design tools. Therefore I was looking for tools al-
lowing exploration of potential HDL extensions starting from the currently used level of
hardware abstraction (namely RTL), yet the potential to improve upon them without a
major language redesign eﬀort.
In short, what was required was an open-source HDL implementation, possibly imple-
mented in a functional language and providing hardware abstraction at RTL.
This search coincided with the reimplementation of the experimental open-source Con-
ﬂuence HDL. The Conﬂuence compiler was originally implemented as a stand-alone appli-
cation written in Objective Caml (OCaml, a pragmatic functional programming language
[CM98]). While the compiler approach allowed much freedom in design of language fea-
tures and notation, it limited its extendability due to the monolithic approach. When
this became evident (and a limiting factor to further improvements), the original inventor
(Tom Hawkins) decided for a reimplementation by embedding the language into OCaml.
While the syntax had to be adapted to comply with OCaml syntax, the implementation
could take advantage of existing OCaml language features, requiring only implementation
of HDL-speciﬁc language features. This new language was named HDCaml (Hardware
Description in OCaml). My prior experience with Conﬂuence and the matching of the
requirements listed above by the new implementation led to adoption of HDCaml as the
host language for our planned experimental language extensions.
While HDCaml has proven to be a very versatile base for experimental HDL extensions,
we also encountered many shortcomings. Karl Flicker dedicated much work to improving
HDCaml's robustness and usability [Fli07]. Daniel Sánchez Parcerisa extended the HD-
Caml Wiki pages by an comprehensive tutorial [Par06], which triggered many discussions
and serves well as a practical reference in daily work.
5.2 VETRA-compliant C++ Simulation Models
The LHC beauty (LHCb) collaboration has developed an extensive collection of software
to satisfy the experiment's speciﬁc computing needs [LHC06]. VETRA[Szu06] is the data
analysis suite developed by the LHCb VErtex LOcator (VELO) collaboration. It is written
in C++ and based upon the Gaudi event data processing framework [Bar00] maintained
by CERN. VETRA can be fed with both simulated and real data. It allows physics
performance characterization of the LHCb VELO sensor and subsequent signal processing.
Parts of the signal processing relevant to the VELO's overall performance is implemented on
FPGAs situated on the TELL1 Data Acquisition System (DAQ) front-end board [Hae06].
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Coarse-grained, manual C++ algorithm implementations integrated in VETRA provide
a general impression of an algorithm's physics performance. Once algorithms are to be
transferred into digital logic, however, a trade-oﬀ between accuracy, resource usage and
clock frequency is usually required. Getting a good estimate on the impact of design
variations on the overall physics performance is crucial in order to achieve an optimal
design. Changes to an implementation can however aﬀect overall physics performance in a
way, not necessarily obvious to the designer. The opposite is true, too. Transformations to
an algorithm, not aﬀecting the physics performance, can ease or complicate the hardware
implementation considerably.
The usual approach is to recode the bit-accurate VHDL functionality in C++ and
to perform evaluation using the models in conjunction with VETRA. Keeping two such
designs synchronized at bit-level is a very laborious and error-prone task.
Objective
We suggest generating both VHDL- and bit-accurate C++-models from one common
source code. This allows for much faster design iteration. Assuming
• availability of tools for mapping model descriptions into a synthesizeable HDLs
(speciﬁcally VHDL),
• availability of tools for mapping model descriptions into code for simulation, com-
plying to the VETRA coding conventions and
• a representative data sample
a cost function comprising both hardware design parameters and physics performance can
be evaluated. This is an enabling factor for true design-space exploration.
VETRA is written in C++ and enforces speciﬁc coding guidelines [Cal01]. HDCaml
in its standard implementation generates plain C for which wrappers for C++ and Sys-
temC are provided. Neither of these output formats conforms however to VETRA coding
guidelines.
In the following, we will give an overview on related approaches. We will contrast
original HDCaml-generated C-code with native C++ and VETRA-speciﬁc coding require-
ments. We will show how the HDCaml C-code generator can be modiﬁed to comply with
VETRA requirements. We will discuss complexity of the required changes and of the re-
sulting code. (We will give an outlook on the range of modiﬁcations possible and on the
existing limitations.)
Related Approaches
Code generators are usually studied within the framework of compiler construction. When
considering the problem in the context of circuit design, special emphasis is on the manda-
tory support of multiple targets (for implementation and simulation) and on bit- and cycle-
accuracy between the generated codes to guarantee modelling coherence. The complexity
of a code generator depends heavily on the ﬁtness of the intermediate representation to
be transformed into the respective target language. The closer the representation to the
semantics of the target, the simpler usually the code generator.
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We will review work on generating bit-accurate circuit models in C/C++ with special
emphasis of the direct access available to adapt the code generator.
As VHDL and Verilog can be considered the standard input languages for digital hard-
ware synthesis today, we will equate the term synthesizeable circuit model with a textual
description in either VHDL or Verilog.
As we look for circuit models which can be integrated into existing simulation en-
vironments, we need them to be self-executing, i.e. not requiring an external runtime
environment. Therefore we use the term executable circuit model to describe any self-
executing code providing bit-accurate functionality as speciﬁed by the respective circuit
model. We do not require cycle-accuracy.
With the aforementioned deﬁnitions in mind, there are three possible constellations:
1. The executable circuit model is generated from a given synthesizeable circuit model.
2. The synthesizeable circuit model is generated from a given executable circuit model.
3. Both the synthesizeable circuit model and the executable circuit model are generated
from a given model.
We will review existing solutions for these three options.
Deriving executable circuit models
The ﬁrst approach equals to matching the functionality of a given VHDL/Verilog model
with some generated C-code.
V2C (VHDL to C translator) is a tool written in 1995 to generate executable C-models
from a given VHDL model [Ghe]. It only accepts a subset of VHDL, one limitation being
the restriction to data type bit and bit_vector. Lex and Yacc are used for parsing of the
VHDL-model. The sources for V2C are freely available.
VHDL2C by Laurent Prud'hon is a tool to generate C from VHDL[Pru00]. It is
written in Java and uses JavaCC (an open source parser generator) to parse a VHDL-subset
(using a VHDL-93 grammar provided by Christoph Grimm, University of Frankfurt) and
to generate C-code identical in functionality. It was written in 2000 and aims partly at
improving upon the limitations of V2C. It supports most of the synthesizeable subset of
VHDL including the data types bit_vector and std_logic_vector.
Both V2C and VHDL2C perform a language conversion, replacing VHDL constructs
with corresponding C constructs. While this enables generation of executable C-models,
it inhibits usage of more advanced target language features, not mapping directly into
basic VHDL constructs (including many code optimization techniques). To enable target
code optimizations, it is necessary to provide an intermediate representation of the VHDL
source code, which reﬂects its functionality instead of the VHDL code structure.
The ﬁrst such tool extracting a control and dataﬂow graph (CDFG) from behavioural
VHDL is called CHESS and has been presented by Namballa et. al. in 2004 [Nam03;
NRE04]. Their original motivation was extraction of CDFGs from VHDL for usage in
high-level synthesis, where CDFGs are the model of choice for combining and evaluating
models from diﬀerent sources. Lex and YACC are used for lexical and syntactic analysis
of the VHDL model. Further functionality implemented in C++ transforms the parse tree
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obtained from YACC into the ﬁnal CDFG. The source code of CHESS is not available to
the public.
Deriving synthesizeable circuit models
The second approach equals to translating a given C-model into VHDL/Verilog. C inher-
ently lacks the capability to express parallelism, therefore one of the main tasks of any such
tool is to extract sequences of commands which can be executed in parallel. C also lacks
the notion of arbitrary-length bit vectors and therefore syntesizeable circuit descriptions
extracted from C have either to adopt bit widths of native C-types (basically 8,16,32) or
require in-depth inspection of code to deduce more optimal bit widths from the given C-
code. (See also the article by Edwards [Edw06] for a thorough discussion on fundamental
issues in C-based synthesis.)
Therefore a one-to-one mapping between C-code and VHDL/Verilog is unfeasible. One
either has to extend the C-language with suitable data types and expressions of parallel
execution or one has to give some freedom to the tool to approximate the given code with
a generated synthesizeable circuit model.
Language extensions to the C/C++ programming language allowing a bit-accurate
extraction of a synthesizeable circuit model from at least a subset of the language are for
example Handel-C [Cel04a] or SystemC [IEE06].
Approximation of required bit width from an algorithmic description is the domain of
ﬂoating-point to ﬁxed-point tools. While there are many tools generating optimized code
for existing DSP architectures (implying constant operand bitwidth), there are only few
considering each operand's bitwidth separately, as is suitable for digital systems design.
One example of such a tool is the FRIDGE framework [Ked98].
Deriving executable and synthesizeable circuit models
The third approach is more generic as it allows to choose any language appropriate for
circuit description. It then derives executable and synthesizeable circuit models choosing
the most suitable target language respectively (we require C++ and VHDL). While the
former two approaches always use one language for two purposes (VHDL/Verilog for mod-
elling and implementation in the ﬁrst case; C/C++ for modelling and simulation in the
second case), this approach does not artiﬁcially limit circuit design ﬂexibility by enforcing
modelling in either of the target languages. It allows usage of the best ﬁtting language for
each domain.
CebaTech has developed the C2R Compiler which uses untimed C for design speciﬁ-
cation and exploration. It then generates fast cycle-accurate C and synthesizable Verilog
RTL. CebaTech C2R Compiler is a commercial product and closed-source. Therefore we
have no access to its cycle-accurate C generator.
BlueSpec developed theBlueSpec Compiler which uses SystemVerilog, extended with
BlueSpec speciﬁc design directives for circuit speciﬁcation. Term Rewriting Systems are
used for internal circuit representation. From this common source, fast cycle-accurate C
and synthesizable Verilog RTL models are generated. BlueSpec Compiler is a commercial
product and closed-source, therefore we have no access to its cycle-accurate C generator.
Occam is a parallel programming language, originally designed as the native language
for transputers. Extensive know-how has been collected during the 1990s on compiling Oc-
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cam into FPGAs [PL91; PC00a; PC00b, see also chapter 2.4.2]. Roger Peel has presented
an advanced Occam-to-FPGA compiler written in Java [PI05]. The parsing is based on
SableCC, an object-oriented framework for compiler generation. The output of SableCC
is further processed to obtain an optimized Netlist representation (in EDIF format) for
direct download into Xilinx FPGAs. The compiler is not publicly available. While the
project itself does not provide generation of executable models in C, there are a number
of Occam-to-C crosscompilers available (Kent Retargetable occam Compiler - KRoC, The
Amsterdam Compiler Kit - ACK). The approach distinguishes itself from the preceding
ones by the fact that it uses a parallel programming language as input, whose properties
and related transformations have been investigated extensively. It has been observed that
many Occam structures map eﬃciently into hardware.
The Quiny SystemC Front-End allows SystemC-to-VHDL code transformation
[SN06]. This is achieved by replacing the original SystemC library with the Quiny library.
When the model is executed, it outputs pre-deﬁned VHDL-macros for the hierarchical
structure (modules, ports, processes), the functionality (process sensitivity lists, accessed
ports, statements and expressions) and the used types (ports, signals, variables, ...). The
Quiny library is publicly available. Generating VHDL from SystemC models using Quiny is
comparable to deriving C-models from HDcaml models. It diﬀers however by the fact that
Quiny does not use an intermediate circuit representation, it is rather a macro extension
library than a compiler or embedded language.
HDCaml C-model Style Deﬁciencies
The LHCb C++ coding conventions [Cal01] enforce speciﬁc rules to be followed. In the
following we will contrast these requirements with code style of standard HDCaml C models
as generated by Systemc.output_model. Details of the generated HDCaml C-models are
given in appendix A.2.
The ﬁrst and most obvious diﬀerence between the LHCb coding conventions and HD-
Caml generated C-models is that the former requires C++ code to be used, while HDCaml
generates models in pure ANSI-C.
The ﬁrst step therefore requires transforming the used functions and data types into
C++ compliant class members and containers. More speciﬁc, the following steps have to
be performed to reformulate models in an object-oriented manner:
• generating classes,
• converting functions to methods,
• replacing calls to functions by references to methods.
Another issue is the mapping of bit vectors in arrays of type unsigned long. While
this is not in contradiction to the LHCb coding conventions, it requires many awkward
and error-prone workarounds for bit vectors exceeding 32 bits and using two's complement
representation. It would be more convenient to use a library providing arbitrary-bitwidth
vector types and respective operations.
The C model maps all internal signals into an anonymous array, providing named
pointers only for a subset of signals (inputs, outputs, named wires), thereby greatly limiting
debugging.
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Implementation
The original HDCaml C-model generator provides a data structure enabling setting of
input- and reading of output-ports. A function cycle_simulator propagated changes on
the inputs as corresponding to one clock cycle in a sequential circuit.
The new C++-model generator extends the original functionality by a data structure,
providing full access to all signals in the circuit, enabling eﬃcient debugging. This is
especially desirable in view of future derived SystemC model generators, allowing to take
advantage of SystemC integrated development environments for debugging. All code is
ISO C++ compliant and does therefore fulﬁll the foremost requirement of the LHCb C++
coding conventions.
In the original HDCaml C-model generator, bits and bit vectors were mapped into ar-
rays of unsigned long. This required cumbersome and error-prone handling functions to
guarantee arbitrary-width bit vectors. It also obscured the ﬁnal model's code. The C++
model generator takes advantage of the ac_int library by MentorGraphics [Tak06], pro-
viding data types and respective operators for signed and unsigned bit vectors of arbitrary
width. These data types have been designed to outperform and replace SystemC's data
types. It can therefore be expected that eventual future SystemC models can use the same
or similar data types.
Implementation Complexity
The original HDCaml C-model generator (systemc.ml) requires about 700 lines of code.
The reimplementation to generate ISO C++ compliant code (cpp.ml) requires only 310
lines of code. The reduction is mostly due to the additional used ac_int library. The
code is easily accessible and any future adaptation to varying C++ coding conventions
is expected to require only minor modiﬁcations. This includes changes to comply with
SystemC coding conventions.
HDCaml Module Lines of Code
systemc.ml 712
cpp.ml 310
Table 5.1: Lines of code for HDCaml C and C++ model generators
Example
C-models of diﬀerent algorithms employed by the LHCb VELO subdetector were derived
from their Conﬂuence (the predecessor of HDCaml) models. Original data was recorded
using prototypes of the VELO detector. To integrate the C models into the existing Vetra
simulation framework alterations to the model had to be made by hand to comply to LHCb
C++ coding conventions.
While integration of the C models into Vetra could be achieved and correct simula-
tion could be shown [MS06], the manual intervention limited design-cycle time greatly.
The required modiﬁcations to the output generator such that generated code would have
complied to LHCb C++ coding conventions were considered rather complex, due to the
internal structure of the Conﬂuence compiler.
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Figure 5.1: LHCb VELO data before and after processing by VETRA simulation frame-
work using automatically generated code blocks.
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Figure 5.1 shows Vetra-generated output of raw data before and after processing. The
code employed for signal processing was derived from Conﬂuence models and adapted
manually to comply to LHCb C++ coding conventions.
Due to the tight schedule of detector commissioning in 2007 prior to startup of the
Large Hadron Collider (LHC), the experiments could not be repeated with the respective
HDCaml generated code. However, the HDcaml generated C++ model was compared to
the Conﬂuence-generated C model and was found to produce identical results.
Evaluation
The HDCaml VETRA-compliant C++ model generator presented provides a solution to
generate models from HDCaml models which can be integrated into VETRA without man-
ual intervention to the generated code. It thereby removes the need to maintain manually
a VETRA simulation model for evaluation of cost function parameters requiring execution
of VETRA. This is a big step toward provision of qualiﬁed feedback from hardware design
to the designers of the respective HEP experiment. It also adds ﬂexibility to hardware
design as experiment designers can give qualiﬁed feedback to a number of hardware design
variations.
However, the produced models are still cycle-accurate RTL models and interfacing them
with the surrounding VETRA data structures remains a tedious (although only singular)
task to be accomplished manually.
5.3 Variable-bitwidth Arithmetic
When representing numbers in digital hardware, there are two basic choices:
• ﬁxed-point representation
• ﬂoating-point representation
Fixed-point representation provides ﬁxed accuracy over the whole given number range,
while ﬂoating-point representation allows a much larger number range at the cost of variable
accuracy and more complex implementation of arithmetic operations.
When designing digital circuits where available logic resources are limited, ﬁxed-point
representation is often chosen for its cheaper implementation. GPPs or DSPs are usually
designed around a ﬁxed operand bitwidth. When implementing arithmetic operations in
programmable logic, however, it is possible to chose a diﬀerent bitwidth for every imple-
mented operation, thereby balancing hardware resource usage and quantisation noise.
Bitwidth optimization of arithmetic circuits is a wide ﬁeld in itself and there exist
many diﬀerent optimization algorithms. It is therefore mandatory for any HDL allowing
for bitwidth-abstraction to provide an interface to external tools. An implementation of
such an interface in HDCaml, allowing export of dataﬂow-graphs, will be presented in
chapter 5.4.
In the following, we will present related approaches and a bitwidth-aware extension
to the HDCaml HDL. We will discuss complexity of the extension and give examples to
demonstrate its usage.
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Objective
A proper design environment should allow bitwidth-independent modelling followed by a
reﬁnement of the bitwidths used where necessary. To implement such a design strategy, a
bitwidth-independent ﬁxed-point data type is required. The same data type should accept
speciﬁcation of bit widths, but should not require them. Where no bit width is given,
operators should propagate the respective information such that range and accuracy are
adapted as necessary to accomodate results.
While the importance of bitwidth-optimization is well known, there is currently no
HDL supporting this design approach at register-transfer level.
Related Approaches
There are many design environments at diﬀerent levels of abstraction for helping designers
to implement Digital Signal Processing (DSPing) algorithms in hardware. In the following,
we will review both the hardware-abstraction and domain-speciﬁcity provided by some of
these systems.
As pointed out before, we are interested in bit width abstraction at Register-Transfer
Level (RTL). There are many tools operating at higher levels of hardware-abstraction.
Although we will review such tools and their data-abstraction at the highest level, we
will always point out what data-abstraction is still available at register-transfer level. This
distinction is useful, as only modelling at RTL enables direct control over a design's critical
timing.
One can diﬀerentiate between language-based and blockset-based approaches. The for-
mer provides a language for problem description and a set of tools which takes this descrip-
tion as input. The latter provides the user with a set of predesigned blocks, most often
allowing modiﬁcation of some generic parameter within a certain range. These blocks can
be interconnected to create new functionality.
While block-based approaches usually allow very eﬃcient coverage of functionality in
a well deﬁned domain, they lack the ﬂexibility necessary for succinct algorithm expression
when the original domain is left or the optimization function diﬀers from the one origi-
nally foreseen. Where a wide or undeﬁned application domain is targeted, language-based
approaches are therefore clearly to be preferred.
VHDL
VHDL in its current version [IEE02] does not support any ﬁxed-point data types. VHDL
does however provide the numeric_std standard-logic-vector numeric operations package,
which deﬁnes the datatypes unsigned and signed whose bitwidth can be chosen by the
user at declaration.
The main limitation in designing generic, bitwidth-independent functionality in VHDL
is the requirement of range bounds to be locally-static. Locally-static expressions are ex-
pressions whose value can be evaluated at analysis of the respective design unit [IEE02,
p.113]. This is in contrast to globally static expression whose value can only be evaluated
after elaboration of the respective design unit.
Due to this requirement, functions can not calculate any of their parameter's bitwidths
depending on other parameter's data (like e.g. a unary operator its output bitwidth as
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a function of the input bitwidth). Parameter bitwidths need to be computed outside the
function implementing the intended functionality. This requires repetition of functional-
ity as the determination of the best ﬁtting bitwidth is usually tightly coupled with the
performed operation.
Doulus has made available a VHDL package allowing description of ﬁxed-point data
types in 2003 [Bro03]. This package adds information of the binary-point position to
existing VHDL data types.
There exists a suggestion for introducing a ﬁxed-point type with the next update of
the VHDL standard. An implementation for demonstration has been made available as
demonstration package fixed_pkg [Bis06]. It uses negative index values to denote frac-
tional positions (i.e. sfixed (2 downto -2) stands for a 5bit-wide signal with three in-
teger (index 2..0) and two fractional (index -1..-2) bits). Listing 5.1 demonstrates basic
usage of the suggested data types. Observe that the declaration of signal atimesb at line
4 explicitly needs to state the bitwidth which has to be computed using the functions
sfixed_high and sfixed_low.
For both packages applies that, while they ease expression of algorithms using ﬁxed-
point number representation, they can not revoke VHDL's locally static requirement for
range bounds. Therefore the same splitting of functionality as described above is still
required to provide bitwidth-independent functionality (using a little bit more compact
notation, though), practically rendering bitwidth independent model construction infeasi-
ble.
1 [ . . . ]
2 Signal a : s f i x e d (5 downto 3 ) ; −− 6 in t ege r , 3 f r a c t i o n a l b i t s
3 Signal b : s f i x e d (7 downto 9 ) ; −− 8 in t ege r , 9 f r a c t i o n a l b i t s
4
5 Signal atimesb : s f i x e d ( s f ixed_high (a , ` ∗ ' , b ) downto
6 s f ixed_low (a , ` ∗ ' , b ) ) ;
7 Begin
8 atimesb <= a ∗ b ; −− s i gned f i x e d po in t mu l t i p l i c a t i o n
9 [ . . . ]
Listing 5.1: Suggested ﬁxed-point data type in VHDL-200X
SystemC
SystemC features several ﬁxed-point data types [IEE06, p.276] (sc_fixed, sc_ufixed,
sc_fxval). Therefore ﬁxed-point data types can be used in SystemC models.
sc_fixed and sc_ufixed are ﬁxed-precision types, requiring speciﬁcation of their
bitwidth at declaration (implying the same restriction as the requirement of locally static
range bounds in VHDL). While this type enables bit-accurate modelling, it inhibits bitwidth-
independent algorithm speciﬁcation.
The type sc_fxval is a variable-precision type, meaning that a variable of this type
can hold values of diﬀerent (arbitrary) precision over its lifetime.
As there exists no deﬁnition of a synthesizeable SystemC subset, support of data types
for synthesis diﬀers between tools. Current situation seems to be that only tools specialized
on DSP designs aim at supporting ﬁxed-point data types. While there is an eﬀort by
the Open SystemC Initiative (OSCI) to agree upon a generally accepted synthesizeable
SystemC subset (SSC), the relevant document [OSC04] has made little progress since its
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appearance in 2004. In this draft, the support for synthesis of ﬁxed-point data types is
deﬁned as mandatory, to comply with the future SSC. The variable-precision type sc_fxval
is explicitely excluded from the SSC.
Therefore abstraction of models with respect to ﬁxed-point data types hardly varies
between VHDL when using the packages discussed above and SystemC.
Handel-C
Handel-C is a small subset of C, extended with some constructs to provide guidance to
hardware generation and to express parallelism [Cel04a]. Handel-C is the input language
to the DK tool-suite by Celoxica. DK aims at extracting both hardware and software from
a given speciﬁcation in Handel-C. DK is a HW/SW-codesign tool.
Handel-C itself does not provide support for ﬁxed-point types. Celoxica ships however a
ﬁxed-point library with its DK tool. The library provides a data structure (FIXED_SIGNED
(intWidth, fracWidth)), interpreted as ﬁxed-point type and a number of operations act-
ing on the provided ﬁxed-point structure. While integer- and fractional bitwidth can be
speciﬁed, they need to be constant at compile-time [Cel04b, p.7]. Due to Handel-C's re-
striction to C, the library can not implement operator overloading (which is only available
in C++) but has to use normal functions even for basic arithmetic operations (FixedAdd(),
FixedSub(), ..).
1 FIXED_SIGNED( intWidth , fracWidth ) Fixed ;
2 // This d e c l a r a t i on d e f i n e s the f o l l ow i n g s t r u c t u r e :
3 // s t r u c t {
4 // s i gned intWidth F i x ed In tB i t s ;
5 // Width o f i n t e g e r par t o f the f i x ed−po in t s t r u c t u r e .
6 // Must be p o s i t i v e and a compi le time cons tant .
7 // s i gned fracWidth FixedFracBits ;
8 // Width o f f r a c t i o n par t o f the f i x ed−po in t s t r u c t u r e .
9 // Must be p o s i t i v e and a compi le time cons tant .
10 // } ;
Listing 5.2: Deﬁnition of ﬁxed-point data type in Handel-C
1 #include <f i x ed . hch>
2 s e t c l o ck = ex t e rna l "P1" ;
3 typedef FIXED_UNSIGNED(4 , 8) MyFixed ;
4 void main (void )
5 {
6 MyFixed f ixed1 , f ixed2 , f i x ed3 ;
7 // Give the f i x ed−po in t number va lue 3.25
8 f i x ed1 = FixedLitera lFromInts (FIXED_ISUNSIGNED, 4 , 8 , 3 , 6 4 ) ;
9 // Give the f i x ed−po in t number va lue 4.75
10 f i x ed2 = FixedLitera lFromInts (FIXED_ISUNSIGNED, 4 , 8 , 4 , 1 92 ) ;
11 // Add the numbers t o g e t h e r
12 f i x ed3 = FixedAdd ( f ixed1 , f i x ed2 ) ;
13 }
Listing 5.3: Usage of ﬁxed-point data type in Handel-C
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Impulse C
Impulse C [Imp06] aims at moving algorithms expressed in ANSI-C to an FPGA for al-
gorithm acceleration. It provides data types to represent signed and unsigned ﬁxed-point
numbers of 8, 16 or 32bit [Bod06]. Fractional bitwidth can be chosen by the designer.
Macros are provided for basic arithmetic operations (+, *, /) and for conversion to inte-
ger and ﬂoating-point types. Macros only accept operands having matching integer and
fractional bitwidths. The designer is responsible for correct scaling of the operands and
has to specify explicitly the fractional bitwidth when calling the macro. When targeting
hardware, the CoDeveloper tool can generate RTL-models in either VHDL or Verilog.
Impulse C and its tool chain does not support any arbitrary-bitwidth ﬁxed-point data
type at any level of hardware abstraction.
Catapult Synthesis
Catapult Synthesis [Men07] is a high-level synthesis tool by Mentor Graphics Inc. It accepts
ANSI C++ input from which optimized RTL designs are generated. Design exploration
is guided through constraints speciﬁed by the User. SystemC models are generated for
veriﬁcation and VHDL or Verilog models for synthesis. Catapult seems to work best on
data ﬂow-centric applications [Dee06].
While Catapult allows designers to describe designs in C++, which does not provide any
ﬁxed-point data type, Catapult does use ﬁxed-point data types to model diﬀerent design
variations. These ﬁxed-point data types have been made available as a separate C++
library free of charge [Tak06]. The library is said to be designed with special emphasis on
high execution speed (a common problem with SystemC ﬁxed-point data types). Using
these libraries allows bit-accurate modelling, it does however not provide the means for
bitwidth-independent modelling.
Internal working details of Catapult are not available and prices starting at $140,000
for a one-year license make evaluation infeasible.
Forte Cynthesizer
Cynthesizer from Forte Design Systems is very similar to Catapult, but focuses on design
speciﬁcations in SystemC rather than C++. The tool generates RTL-models using a
SystemC transaction-level-model (TLM) design description as input.
Cynthesizer generates RTL models from SystemCmodels containing sc_fixed or sc_ufixed
types. As it does not provide synthesis support for sc_fxval, the principal modelling limi-
tations mentioned earlier for SystemC still apply. It is not clear to what extent Cynthesizer
can extract ﬁxed-point models from algorithms expressed in pure C, using ﬂoat or double
types.
Synplify DSP
Synplify DSP software [Syn07] is a high-level DSP synthesis tool accepting speciﬁcations
in form of Simulink models. It performs architectural optimizations and produces synthe-
sizeable RTL models in either VHDL or Verilog. The ModelSim blockset allows automatic
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propagation of ﬁxed-point variable's parameters (bitwidth, binary point position). There-
fore Synplify DSP enables bit width independent modelling of blocksets.
AccelDSP
AccelDSP [Xil07] is a high-level MATLAB-language based tool by Xilinx for designing
DSP blocks for Xilinx FPGAs. The tool automates ﬂoating- to ﬁxed-point conversion,
generates synthesizeable VHDL or Verilog, creates a testbench for veriﬁcation and a ﬁxed-
point C++ model for accelerated simulation. AccelDSP does not provide any means to
model functionality at RTL.
HDFS
HDFS [Ray06] (Hardware design in F#, pronounced "F sharp") is a reimplementation
of HDCaml in F# [Mic06]. It inherits all of HDcaml's features, but simpliﬁes compiler
implementation by exploiting advanced features of F#. There is a ﬁxed-point library for
HDFS which does however not allow positioning of the binary point outside the signal's
bit range, thereby limiting eﬃcient representation of scaled value ranges. However, HDFS
provides a type system comparable to HDCaml's and thereby enables similar features.
Summary
Support for synthesis of ﬁxed-point data types is currently improving by the month. Re-
viewing the current state of support for ﬁxed-point data types can therefore only be con-
sidered a snapshot.
One can diﬀerentiate two diﬀerent approaches:
1. Hardware-centric solutions provide ﬁxed-point notation, but basically retain a prob-
lem description in hardware-relevant terms. All reviewed solutions require the user
to specify low-level details like bitwidth and binary-point position for each variable.
2. Algorithmic-centric solutions provide means to describe algorithms in an environment
typically used for algorithm development (C, Matlab) using data types not being
concerned with operand bit width. These solutions typically generate optimized
(according to some cost function) ﬁxed-point designs from a given ﬂoating-point
speciﬁcation.
While the former approach allows more direct control of the generated hardware, the
inﬂexible type systems currently inhibit bitwidth-independent problem description. The
latter approach allows bitwidth-independent problem description but does not provide
means for direct control of generated hardware. An exception is AccelDSP, which allows
automatic propagation of ﬁxed-point variables' properties, but only in the framework of a
blockset-based design environment.
It seems that our approach provides for the ﬁrst time support for synthesizeable
arbitrary-width ﬁxed-point data types in a functional HDL. The library available for
HDFS is very similar, but only appeared after the library presented in this work.
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Implementation
The HDCaml module fixp.ml provides a ﬁxed-point data type and respective operators
and handling functions. As with all HDCaml signals, the bitwidth needs only to be spec-
iﬁed for inputs or constants, all further bitwidth information is automatically propagated
through operators and functions applied to the signals to the output ports. The ﬁxed-
point data type fixp_signal is obtained by supplementing HDCamls basic signal data
type by a binary point position and a sign information. The binary point position is given
relative to the right of the LSB, moving towards the MSB with increasing values (i.e. a
binary point position of 0 denotes an integer, one of 2 denotes two fractional bits). The
binary point can also be positioned outside the bit range of the signal, enabling eﬃcient
modelling of scaled value ranges. Conversion functions are provided between conventional
HDCaml signals and ﬁxp signals. One can instantiate native ﬁxp inputs and outputs as
well as constants (approximated from a given value of type float).
Replacement operators are provided for all of HDCaml's arithmetic operators (+, -,
*, ==, /==, <, <=, >, >=). All operations retain full accuracy, i.e. the resulting signal's
bitwidth is extended to accommodate additional bits.
The module in itself is rather simple. Its power comes from combining HDCaml's
principle of signal type propagation with a syntax suitable for expressing ﬁxed-point al-
gorithms. This enables succinct formulation of ﬂexible models. Because information like
binary-point position is only given once and propagated automatically subsequently, mod-
els are kept smaller and can adapt if this information is changed (in contrast to models
in conventional HDLs, where redundant information needs to be given at many points,
speciﬁcally in and out ports of functions).
A second advantage, building upon these capabilities is the possibility to build sophis-
ticated functions, encapsulating generic knowledge on optimization of ﬁxed-point circuits.
See the smart divider presented below for an example.
Implementation Complexity
The fixp.ml module is a classical data type extension with accompanying operators and
handling functions. It hides complexity from the user by providing a suitable notation
for ﬁxed-point variables and respective operations. All functionality is directly mapped
into basic HDCaml signals, operators and functions. Figure 5.2 gives the lines of code of
fixp.ml.
HDCaml Module Lines of Code
ﬁxp.ml 310
Table 5.2: Lines of code for the HDCaml ﬁxp.ml module
The major drawback of the current implementation of fixp.ml is that the ﬁxed-point
information is lost in the internal HDCaml circuit representation. The consequence is that
no output generator or optimization applied to the intermediate representation can take
advantage of this information. The current implementation allows however to distribute
fixp.ml as a stand-alone module, without the need of a tight integration into the HDCaml
base implementation.
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Example
Smart Constant Divider
This is a small example, showing the advantage of combining ﬁxed-point notation with a
type system allowing type propagation through functions.
Division is a costly operation in hardware. Many algorithms exist for deriving eﬃcient
implementations of this operation depending on the available hardware resources.
If the divisor is known in advance (constant), the respective inverse can be precomputed.
Often the precision of the inverse is limited to reduce required hardware resources. This
is identical to converting the inverse to a ﬁxed-point representation and varying the used
number of fractional bits. The number of fractional bits used determines the accuracy of
the result.
A fractional bit ni positions to the right of the binary point has a weight of 2−ni .
Therefore truncation of the signal at this position causes a maximum error of e < 2−ni+1 if
the bit (and all bits of lower signiﬁcance) was set. The required fractional bitwidth nf to
obtain an error smaller than e can be computed by nf > ld(e). The total maximum error
of the division is then given by ediv < 21+nf+dld(amax)e. Therefore to obtain a total error
smaller than a given value e1, the required bitwidth of the inverse is nf = ld(e1) − (1 +
dld(amax)e). This only applies if all trailing bits are set. If this is not the case, additional
unset fractional bits can be truncated without reducing the accuracy.
Table 5.3: Impact of fractional bitwidth on ﬁxed-point representation accuracy
Bits used Binary representation Decimal representation Error
→∞ .0000 0101 0001... →0.02 →0
12 .0000 0101 0001 0.019775390625 0.0000415
8 .0000 0101 0.01953125 0.0004688
7 .0000 010 0.015625 0.004375
6 .0000 01 0.015625 0.004375
If the language used for modelling does not provide notation for ﬁxed-point representa-
tion, multiplication by the inverse maps into an integer multiplication followed by a shift
operation. No information on accuracy and binary point position can be extracted from
the model. The designer is responsible for calculating the correct values and keeping track
of correct implementation.
Reusable models however should emphasize error rather than bitwidth and consequently
a versatile division function should accept a divisor and acceptable error as input, com-
puting the required bitwidth (of both the inverse and the output) by itself. HDCaml
together with fix.ml enables encapsulating of algorithms for bitwidth estimation and pro-
vides binary-point information to connecting functional blocks. It can also be enhanced to
give additional information to the user guiding him in his choice of acceptable error.
The HDCaml function div_const takes the divisor and a maximum acceptable division
error as input and computes the best matching ﬁxed-point representation of the inverse.
It also outputs information on the next lower and higher precision available and respective
error ﬁgures.
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1 > ocaml hdcaml . cma f i xp . cma
2 Object ive Caml ve r s i on 3 . 0 8 . 1
3
4 # open Hdcaml ; ;
5 # open Design ; ;
6 # open Fixp ; ;
7
8 # s t a r t_ c i r c u i t "Test " ; ;
9 # let a = fixp_input ~s igned : f a l s e ~bp_pos :10 ~width :20 ~name : "a" ; ;
10 # let a_scaled=mul_const a 0 .02 0 . 0 1 ; ;
11
12 (mul_const ) : s i g n a l unsigned , bw 20 , f r a c 10
13 (mul_const ) : f a c t o r = 0.020000 (=0b .00000101000111101011 . . . )
14 (mul_const ) : r eques ted max . e r r o r = 0.010000
15 (mul_const ) : minimum f r a c t i o n a l b i twidth r equ i r ed : 17 ( Error = 0.003438)
16 (mul_const ) : next higher−accuracy f r a c t i o n a l b i twidth : 19 ( Error = 0.001484)
17 (mul_const ) : next lower−accuracy f r a c t i o n a l b i twidth : 15 ( Error = 0.011250)
Listing 5.4: Demonstration of smart constant divider
Listing 5.4 shows usage of mul_const with the OCaml top-level system. Lines 1-8 set
up HDCaml, in line 9, a ﬁxed-point input is declared using 10 integer and 10 fractional
bits. The resulting signal is multiplied by 0.02 (= 150) and a total maximum error of 0.01
is speciﬁed at line 10. The function computes the correct bitwidth (17, see line 15),
declares the respective constant ﬁxed-point representation of the factor and provides a
signal, holding the result of the multiplication. In line 16 and 17 additional information is
provided on further choices in case lower or higher errors would be speciﬁed respectively.
LHCb VELO LCMS
The LHCb VELO sub detector [LHC01], delivers data in sets of 32 values. These sets
are expected to contain a linear common mode, changing with every set. Therefore an
algorithm has been conceived to be implemented in the TELL1 DAQ front-end board
[Hae06] to calculate the mean and slope value for each set and to correct for the linear
common mode. This signal preprocessing stage is called Linear Common Mode Suppression
(LCMS). Guido Haefeli et al. have reviewed diﬀerent algorithms and their respective
impact on FPGA resource usage [BHK01].
The current implementation of the LCMS algorithm is based on a VHDL model and an
accompanying C simulation model. In VHDL, it is especially diﬃcult to retain generic mod-
elling while optimizing the implementation for minimal resource usage and high through-
put. We have therefore looked into possibilities to model LCMS in a generic way, yet al-
lowing for low-level modiﬁcations necessary to guarantee optimum solutions. While LCMS
accepts and outputs integer values, the internals of the algorithm are tightly coupled to
ﬁxed-point variables of varying accuracy and range. The fixp.ml allows succinct formu-
lation of the respective operations and avoids obscuring the code by ﬁxed-point related
optimizations. It does however still enable direct access to hardware implementation and
respective bitwidth of signals where necessary. With such a model, exploration of the
design-space becomes much easier than with the respective VHDL model.
Figure 5.2 shows the basic steps of the LCMS algorithm.
There are two major areas aﬀected by changes to the LCMS algorithm: FPGA resource
usage and physics performance. Reducing internal accuracy can save hardware resources,
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Figure 5.2: Example of the LCMS algorithm being applied to a set of 32 values.
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Design fmax LUTs 9bit DSP Mem Bits
[MHz] Reg only Logic only
Integer precision (14.0) 67 1830 1392 220 8 0
Medium precision (14.5) 66 1886 1414 236 20 0
Full precision (14.10) 65 1898 1426 228 20 0
Table 5.4: FPGA resource usage of LCMS design variations
but might aﬀect physics performance. Eﬃcient modelling using the ﬁxed-point data type
as described before enables generation of a set of design variations in short time to be
evaluated subsequently. Automatically generated VETRA-compliant C++ models as de-
scribed in section 5.2 facilitate evaluation of the latter. The VHDL model can be used to
obtain matching digital logic resource usage. For this example we will only evaluate digital
logic resource usage.
The two big blocks contributing to the overall resource usage of the LCMS algorithm
are the delay buﬀers (FIFOs) and the arithmetic units computing mean and slope. The
current HDCaml implementation does not support eﬃcient memory modelling for VHDL
(i.e. current VHDL synthesizers can not infer memories from the generated VHDL models).
We therefore focus on mean and slope calculation only, which are also the most suitable
blocks for demonstration of ﬁxed-point modelling.
The required accuracy of the slope highly depends on the actual common mode to be
found in the aquired data. If the common mode is highly linear, a high precision might give
improved results. If however a linear slope turns out to be only a coarse approximation
of the common-mode, it might be worth trading slope accuracy for additional hardware
resources for further correction algorithms. As there are two stages of mean and slope
calculation in LCMS, it might also be worth exploring the advantage of diﬀerent slope
accuracies in the two stages.
Table 5.3 shows the results of design variations altering the precision of the slope signal
in both stages. Resource usage was obtained by synthesizing the HDCaml-generated VHDL
model with Altera Quartus 6.1 targeting a Stratix S30 device. While the increase in used
LUTs and the decrease of the maximum design frequency shows a continouos relation
with the bitwidth (caused by the additionally required combinational logic), the used DSP
blocks show a sudden increase. The latter is caused by operations exceeding the 9- or
18-bit boundaries. It becomes clear from the resource usage data that the full precision
design comes at little cost when compared to the medium precision design. It is however
very expensive in hardware terms to move from the integer precision design to the medium
or full precision design.
Evaluation
The major advantage in using ﬁxed-point signals for modelling of the LCMS algorithm lies
in an improved separation of algorithm and hardware implementation (signal bitwidth).
The design variations listed above have been obtained by adding a single command, limiting
the amount of fractional bits used for representation of the slope. All further related
changes are performed automatically by type propagation.
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5.4 Graph Description Language (GDL) Models
Control and Data Flow Graphs (CDFGs) are an important abstract representation of hard-
ware designs for visualization, optimization, transformation and design-space exploration.
There exist eﬃcient tools for optimization of diﬀerent design aspects and graph visualiza-
tion. While construction of a CDFG is a natural (usual manual) step in design reﬁnement,
extraction of CDFGs from existing formal HDL models is less common. The former is how-
ever mandatory if design iterations, based on already existing HDL models want to use
existing high-level tools. A CDFG can also serve as an alternative description of an existing
design, easing visibility of certain features otherwise obscured in a textual description.
As we have identiﬁed fast design iterations as an important need in the HEP hardware
design process, we are most interested in providing a suitable path for CDFG extraction
from existing HDCaml models.
We will review related approaches, demonstrate CDFG extraction from HDCaml mod-
els suitable for display using the aiSee tool and will contrast the respective module's im-
plementation complexity with other solutions.
Related Approaches
While there are tools abundant accepting some kind of textual graph description as input,
there exist only few tools able to extract graph descriptions from formal models. Vallerio
et al. [VJ03] present a tool to extract task graphs from embedded system descriptions in
C. Ramballa et al. [NRE04] build upon this work, but address designs at a lower level of
abstraction, by extracting CDFGs from VHDL models. The Seoul National University's
design automation laboratory provides a tool for extracting CDFGs from VHDL [CJA05].
Optimizations are subsequently applied to the CDFGs and results can be made available
as VHDL or C models. All projects include a component to parse the original model (C
or VHDL) to build an intermediate representation.
There exists no unique deﬁnition of CDFGs (see Orailoglu and Gajski [OG86] for an
early discussion on CDFGs; Wu et al. [Wu02] a CDFG description suitable for Hardware/-
Software Codesign (allowing modelling of resolved signals)). A recent suggestion extending
on CDFG are behavioural network graphs (BNG) [Ber02] enabling both high-level trans-
formation and eﬃcient resource usage estimation.
There is no generally accepted textual format for CDFGs. For graphical representation
of graphs, the VCG tool [San96] (and its successor aiSee) is frequently used. aiSee by AbsInt
GesmbH is provided free of charge for academic research and accepts input descriptions in
the Graph Description Language (GDL). GDL represents a graph by two distinct sets, one
describing all nodes and one describing directed edges between given nodes.
Implementation
The new HDCaml module gdl.ml allows output of graph descriptions in GDL from any
HDCaml circuit description. gdl.output_cdfg maps the circuit's elements and wires into
CDFG nodes and edges. The resulting ﬁles are ready for display using the aiSee tool. Some
extra information is added to format the graphs such that they resemble typical schematic
RTL circuit descriptions (using GDL formatting features).
Speciﬁcally
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• The information ﬂows from top to bottom,
• Edges contain only vertical and horizontal sections and have a tree-like layout,
• The respective bit width is displayed for each multi-wire edge,
HDCaml's basic functional building blocks map directly into most CDFG's elements.
Table 5.5 deﬁnes the used node types as generated by the HDCaml module gdl.ml and
their graphical representation as visualised by aiSee. The complete set of HDCaml building
blocks is listed in the third column, giving a direct relation between each building block
and the respective node type.
Edges represent directed ﬂow of information without delay. Each edge is annotated
with its bitwidth (unnamed edges) or signal name and bitwidth (named edges).
Implementation Complexity
All related approaches presented in section 5.4 require processing of textual input (VHDL
or C). This includes complex compiler-like parsing, analysis and transformations. Our
approach relies on the fact that execution of any HDCaml program generates an internal
representation of the described circuit, available to all other HDCaml modules (including
the GDL output generator). The extra eﬀort required to extract a CDFG is therefore
reduced considerably by accessing directly the intermediate representation.
Functional languages are especially suited for implementation of compiler-like tasks like
tree construction and traversal due to their frequent support of cyclic recursive structures
and powerful means to traverse them. Therefore the use of a functional language (OCaml
in our case) facilitates further the implementation.
The internal HDCaml representation maps naturally into basic elements of a CDFG,
as shown in table 5.5. Therefore only minimal transformations are required.
Table 5.6 gives the lines of code of the module, as determined by ocamlwc [Fil01].
The low linecount reﬂects both the reduced complexity of mapping the intermediate data
structure into CDFG representation and of the eﬃcient coding accomplished using OCaml.
Obviously modiﬁcations to such a small module are easy to perform.
Some limitations on the graph layout are caused by the lack of a suitable GDL feature
to deﬁne the position of an edge head relative to its target node (i.e. one can not enforce
an edge to end to the left of the second line of its target node; This is however possible for
origins of edges). For some cases, a workaround is used, reversing the edge's direction and
drawing the arrowhead towards the source. Future versions of GDL/aiSee might improve
upon this situation.
Example
A simple counter circuit serves as basic example to demonstrate visualization of circuits.
The counter has two inputs: en (enable/disable counter) and up (count up/down), a register
holding the current value, two arithmetic units performing addition and subtraction and
one multiplexer selecting either of the result for input to the register. Figure 5.3 shows the
result when using the generated CDFG in GDL format as input to the aiSee 3.0 Software.
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Table 5.5: Control and data ﬂow graph elements as generated by the HDCaml module
gdl.ml and as visualised by aiSee.
HDCaml Module Lines of Code
gdl.ml 145
Table 5.6: Lines of code for the HDCaml gdl.ml module as given by ocamlwc
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Figure 5.3: Visual representation of a CDFG derived from a HDCaml model using gdl.ml
and displayed using aiSee 3.0.
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Evaluation
It is straightforward to adapt the module to other output formats, as long as it uses a
set representation (nodes, edges) of the graph. Due to the limited coding required, even
a full rewriting of a similar module for diﬀerent output formats is feasible within short
time. As the CDFG is directly derived from the intermediate representation, the module is
not aﬀected by changes to the grammar or the syntax of HDCaml, as long as the internal
representation is not aﬀected.
5.5 Evaluation
Chapters 5.2, 5.3 and 5.4 have presented extensions to the HDCaml HDL, implement-
ing generation of VETRA-compliant C++ models, bitwidth independent ﬁxed-point data
types and generation of GDL models respectively. The provided functionality is generally
not available in contemporary EDA tools. In cases where similar functionality is available,
the respective tool requires considerable implementation eﬀort (typically including parsing
and lexical analysis).
The presented HDCaml extensions, in contrast, all show very low implementation com-
plexity (as expressed by required lines of code). This is due to the fact that they can take
advantage of the existing HDCaml language infrastructure including free access to all in-
termediate stages of model construction.
The low complexity of the two custom model generators were enabled by the direct
access to HDCaml's intermediate model representation. The intermediate circuit represen-
tation itself is a recursive data structure for which OCaml provides very eﬃcient notation
and handling functions (both in terms of coding and execution speed). The low implemen-
tation complexity therefore is fundamentally owed to the open-source approach of HDCaml
(direct access to compiler internals) and its implementation using a functional language
(recursive data structures and handling functions).
The bitwidth independent ﬁxed-point data type derives its simple implementation from
HDCaml's signal type propagation mechanism, facilitated by OCaml's type inference mech-
anism and the fact that the ﬁxed-point type maps naturally into original HDCaml basic
types.
For all three examples it is the availability of functional features derived from OCaml
as a host language and the accessibility of the HDCaml implementation which enables low
complexity of respective implementations.
The central point when evaluating HDCamls implementation, which sets it apart from
current HDL implementations, is its intermediate model representation and the ease with
which it can be accessed. This architecture allows separation of functionality (model entry,
model-to-model transformation, model-to-target transformation).
The fundamental limitation of HDCaml is the inability to extend its internal repre-
sentation. Therefore extension to the language can be implemented with ease, as long as
its functionality is compatible with the existing intermediate representation. If this is not
the case, implementation eﬀort becomes important. (One - currently not possible - ex-
ample being the conservation of ﬁxed-point types from model-entry through intermediate
representation to custom model output.)
Chapter 6
Conclusion and Outlook
This work has discussed the history of Hardware Description Languages (HDLs) and their
importance to the hardware design process. Expanding the scope to language construc-
tion in general, Domain-Speciﬁc Language (DSL) design and implementation issues were
reviewed. Subsequently lessons learned from DSL design and implementation were related
to HDLs design and implementation.
The design of digital systems for High-Energy Physics (HEP) experiments was analyzed
and special needs were identiﬁed. It was found that there exist HEP-speciﬁc needs (highly
domain speciﬁc models, automated generation of custom simulation models) not covered
by existing tools and methodologies. A sample of recent HEP designs showed that the
issue is very real and aﬀecting large-scale designs.
I have suggested to adopt an open-source approach to tools potentially requiring ad-
dition of HEP-speciﬁc features. This includes HDLs used in HEP experiments. I have
argued that functional languages are superior in terms of implementation eﬃciency and
have supported this argument by providing a case study of several extensions to the HD-
Caml HDL, using a functional language as its host language. Complexity of related existing
implementations and of HDcaml extensions were discussed. HDCaml extensions show a
considerably lower implementation complexity while integrating HEP-speciﬁc needs into
the language implementation (in contrast to add-on tools).
HDCaml together with its HEP-speciﬁc extensions provides a framework for integration
of tasks in HEP digital systems design executed separately before. It provides unprece-
dented design-space exploration capabilities by enabling evaluation of multi-domain cost
functions. This is achieved by providing multiple custom simulation models and the nec-
essary access to tune them for future needs.
The HDCaml HDL can act as a tool to evaluate new HDL language features without
the need to redesign a new HDL from scratch. For many extensions, it would however be
favorable to have a more versatile intermediate circuit representation. Behavioural network
graphs [Ber02] might prove a sensible choice. More advanced tranformation rules could
then be explored for design-space exploration and circuit optimization. Eﬃcient memory
allocation could be such a domain open to many further improvements, once represented
in a suitable format.
Using a real-world example for evaluation of Conﬂuence and HDCaml (the LHCb VELO
LCMS algorithm) has proven extremely helpful in that real needs of users were identi-
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ﬁed very early on. It has however shown as well the many implications of a high-speed
algorithm-centric signal processing design, seldomly considered when concentrating on a
small part of a HDLs. Many foreseen experiments could not be conducted because of the
tight timing and limited resources.
Outlook
With the availability of platforms to integrate new language features, identiﬁcation of
domain-speciﬁc abstractions should potentially gain traction. Such abstraction should
subsequently allow formulation of more succinct and readable models, narrowing the com-
munication gap between the worlds of application domain experts and hardware designers.
They could also lead to improved veriﬁcation at lower levels of abstraction (like VHDL or
even at chip-level) as model knowledge could be propagated using e.g. PSL.
Recent publications like [ZG05] show that very basic features (seen from a signal pro-
cessing perspective) are only now being suggested as HDL language features. Zhao and
Gajski [ZG05] even state explicitly that no suitable platform for integration of the sug-
gested features could be found. It seems therefore likely that further additional features to
HDLs will be suggested and discussed in the near future as HDLs are used for modelling of
increasingly complex algorithm implementations. This process will be important to HEP.
Design of intellectual property (IP) blocks is an area of application for domain-speciﬁc
HDLs, not discussed in this work. IP blocks are usually conﬁgured by the user but sub-
sequently fail to deliver an optimized overall system due to the black-box approach they
take, limiting optimization to the scope of each block. Design of such blocks usually means
creation of a (VHDL) code generator which is a tedious task and could be improved by
use of a more suitable language. Therefore there is a considerable need for HDLs enabling
more generic models in IP design. If the language used provided the necessary problem-
abstraction to perform optimizations on a level above IP-block level, the result could be
superior to current solutions.
Appendix A
HDCaml Implementation Details
This appendix will give detailed information on selected parts of the HDCaml 0.2.10 im-
plementation. Language extension as described in the main text are built upon these base
implementation.
An in-depth discussion of more HDCaml internals and improvements (especially on
debugging) implemented in release 0.2.10 can be found in [Fli07].
To read the following subsections, a certain knowledge on OCaml notation might, while
not essential, certainly be helpful.
A.1 Internal Circuit Representation
The circuits described using HDCaml functions are represented internally in a recursive
data structure of type:
type circuit =
| Circuit of id * string * circuit list * signal list * sink list.
Each circuit consists of a list of signal inputs and transformations (type signal) and
a list of signal sinks (type sink). The list of signal inputs and transformations is a linked
list, representing the circuit by means of HDCaml basic building blocks and connectivity
between them. Following any signal path through the structural description will ﬁnally
lead to a node of type sink. All functions attempting to extract some output description
from the internal circuit description just need to traverse backwards the list of signals,
taking the elements of the list of sinks as starting points.
Only information contained in the type signal is available to any output generator
function. The full deﬁnition of the type signal is given in listing A.2.
1 open Hdcaml ; ;
2 open Design ; ;
3
4 s t a r t_ c i r c u i t "MyCircuit " ;
5 (∗ some HDCaml c i r c u i t d e s c r i p t i o n f unc t i on s ∗)
6
7 let myCircuit = ge t_c i r cu i t ( ) in
8 Systemc . output_model myCircuit ;
9 Ver i l og . output_net l i s t myCircuit ;
10 Vhdl . output_net l i s t myCircuit
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11 ; ;
Listing A.1: HDCaml circuit representation
1 type s i g n a l = | Signal_input of id ∗ s t r i n g ∗ width
2 | S i gna l_s igna l of id ∗ s t r i n g ∗ width ∗ s i g n a l
3 | S ignal_const of id ∗ s t r i n g
4 | Signal_empty of id
5 | S i gna l_s e l e c t of id ∗ i n t ∗ i n t ∗ s i g n a l
6 | S ignal_concat of id ∗ s i g n a l ∗ s i g n a l
7 | Signal_not of id ∗ s i g n a l
8 | Signal_and of id ∗ s i g n a l ∗ s i g n a l
9 | Signal_xor of id ∗ s i g n a l ∗ s i g n a l
10 | S ignal_or of id ∗ s i g n a l ∗ s i g n a l
11 | Signal_eq of id ∗ s i g n a l ∗ s i g n a l
12 | S i gna l_l t of id ∗ s i g n a l ∗ s i g n a l
13 | Signal_add of id ∗ s i g n a l ∗ s i g n a l
14 | Signal_sub of id ∗ s i g n a l ∗ s i g n a l
15 | Signal_mul_u of id ∗ s i g n a l ∗ s i g n a l
16 | Signal_mul_s of id ∗ s i g n a l ∗ s i g n a l
17 | Signal_mux of id ∗ s i g n a l ∗ s i g n a l ∗ s i g n a l
18 | S ignal_reg of id ∗ s i g n a l ∗ s i g n a l
Listing A.2: Deﬁnition of type signal
A.2 HDCaml C-code Generator
HDCaml provides a function Systemc.output_model to generate a bit- and cycle-accurate
C-model of the described circuit. The generated ﬁles provide a stand-alone simulator with
direct access to all inputs, outputs and intermediate signals. This simulator can be used
for fast processing of large data sets or for assessing the accuracy of a speciﬁc hardware
implementation within a software simulation framework.
All inputs, outputs and internal signals are represented as arrays of unsigned long.
The least signiﬁcant bit (LSB) of the signal equals the LSB of the lowest element of the
array.
If the signal has more bits than a single element can hold1, another element is added
to the array2.
A sequential logic circuit consists of two basic functional building blocks: storage ele-
ments and combinational logic. The HDCaml C-code generator maps all storage elements
present in a circuit into an array memory of type unsigned long. Combinational logic is
implemented by reading values from memory, applying the respective function and writing
the results back into memory.
The generated data structure simulator_s combines the array memory with a structure
of pointers for all signals, pointing at the respective position in memory each.
The generated function init_simulator resets all elements in memory to their initial
values and sets all pointers, such that they point to the correct position in memory.
1On most computers, the unsigned long data type is 32-bit wide
2For signals exceeding 32 bits, the ﬁrst element would therefore hold bits 0-31, the second element bits
32-63 and so on
APPENDIX A. HDCAML IMPLEMENTATION DETAILS 85
The generated function cycle_simulator implements the combinational logic for the




The function Systemc.output_model writes a set of three ﬁles:
• <Design Name>.c (the code to simulate the design)
• <Design Name>.h (the corresponding header ﬁle)
• <Design Name>_sc.h (a wrapper for SystemC)
The generated code consists of three parts:
• struct simulator_s is a data structure providing access to the circuit's inputs, outputs
and all (named and unnamed) internal signals.
• a list of public functions to set up the simulation (new_simulator, delete_simulator,
init_simulator)), a convenience function to search for ports find_simulator_port
and the function to advance the simulation by a single clock cycle cycle_simulator.
• a set of private functions used by cycle_simulator to implement the actual func-
tionality of the design (hdcaml_mask, hdcaml_not, hdcaml_and, hdcaml_xor, hdcaml_or,
hdcaml_concat, hdcaml_concat_simple, hdcaml_select, hdcaml_select0, hdcaml_select_inword,
hdcaml_eq, hdcaml_lt, hdcaml_add, hdcaml_sub, hdcaml_mul, hdcaml_mul_u, hdcaml_sign_extend,
hdcaml_mul_s, hdcaml_mux, hdcaml_reg, hdcaml_reg_update, hdcaml_assert).
get_circuit() maps all basic HDCaml operators into basic nodes of the internal data
structure of type circuit, which has subtypes corresponding to each basic HDCaml oper-
ator. When Systemc.output_model analyzes the internal data structure, it can generally
map every single basic node directly into one basic C-function (or a set of a few).
1 #ifde f __cplusplus
2 extern "C" {
3 #endif
4
5 // Simulator Data Type
6 struct s imulator_s {
7 struct {
8 struct {
9 // inpu t s :
10 unsigned long ∗ en ; // input en : 1 b i t s , 1 words
11 // ou tpu t s :
12 unsigned long ∗ cnt ; // output cnt : 5 b i t s , 1 words
13 // wires :
14 unsigned long ∗ n_11 ; // wire n_11 : 5 b i t s , 1 words
15 unsigned long ∗ low ; // wire low : 1 b i t s , 1 words
16 unsigned long ∗ high ; // wire h igh : 1 b i t s , 1 words
17 unsigned long ∗ gnd ; // wire gnd : 1 b i t s , 1 words
18 unsigned long ∗ vdd ; // wire vdd : 1 b i t s , 1 words
19 // wires in s u b c i r c u i t s :
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20 } Counter ;
21 } s i g n a l s ;
22 unsigned long memory [ 1 0 ] ;
23 } ;
24
25 typedef struct s imulator_s ∗ s imulator_t ;
26
27 // Simulator Constructor
28 s imulator_t new_simulator ( ) ;
29
30 // Simulator Des t ruc tor
31 void de l e te_s imulator ( s imulator_t ) ;
32
33 // Simulator I n i t i a l i z a t i o n
34 void i n i t_s imu la to r ( s imulator_t ) ;
35
36 // Find s i g n a l in s imu la tor s t r u c t u r e
37 typedef struct _signal_t { unsigned long ∗ s i g n a l ; unsigned long width ; } s igna l_t ;
38 s i gna l_t f ind_simulator_port ( s imulator_t sim , char ∗name ) ;
39
40 // Simulator Cycle Ca l cu l a t i on
41 void cyc l e_s imulator ( s imulator_t ) ;
42
43 #ifde f __cplusplus
44 }
45 #endif
Listing A.3: counter.h - HDCaml-generated C header ﬁle
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